

## Compact Coprocessor for KEM Saber: Novel Scalable Matrix Originated Processing

- Pengzhou He<sup>1</sup>, Chiou-Yng Lee<sup>2</sup>, Jiafeng Xie<sup>1</sup> (corresponding author)
- 1: Department of Electrical & Computer Engineering, Villanova University
- <sup>2</sup>: Department of Computer Information & Network Engineering, Lunghwa University of Science & Technologysity



## Content

- Preliminary
- Proposed Method
- Proposed PQC Structures
- Implementation & Comparison
- Conclusions
- Future Work



## Preliminary Knowledge



[1]: https://csrc.nist.gov/projects/post-quantum-cryptography/round-3-submissions

### Saber KEM Scheme

L



[2]:Jan-Pieter D'Anvers, Angshuman Karmakar, Sujoy Sinha Roy, and Frederik Vercauteren. SABER. Proposal to NIST PQC Standardization, Round2, 2019. https://csrc.nist.gov/Projects/Post-Quantum-Cryptography/round-2-submissions



# **Major Arithmetic Operation**

KeyGen.5: 
$$\boldsymbol{b} = ((\boldsymbol{A}^T\boldsymbol{s} + \boldsymbol{h}) \mod q) \gg (\epsilon_q - \epsilon_p) \in R_p^{l \times 1}$$

Coeff. Involved: n\*I\*I, n\*I

Enc.5: 
$$\boldsymbol{b}' = ((\boldsymbol{As}' + \boldsymbol{h}) \mod q) \gg (\epsilon_q - \epsilon_p) \in R_p^{l \times 1}$$

Coeff. Involved: n\*I\*I, n\*I

Enc.6: 
$$v' = \boldsymbol{b}^T (\boldsymbol{s}' \mod p) \in R_p$$

Coeff. Involved: n\*l, n\*l

Dec.1: 
$$v \neq \mathbf{b}^{T}(\mathbf{s} \mod p) \in R_{p}$$

Coeff. Involved: n\*l, n\*l



Relatively newly proposed...

Instruction-set architecture (ISA) based hardware design: 2020 CHES [3]

[3]:Roy, Sujoy Sinha, and Andrea Basso. "High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware." IACR Transactions on Cryptographic Hardware and Embedded Systems (2020): 443-466.



## **Challenges and Goals**

Low resource usage and high-performance hardware implementation of Saber KEM (PKE included) scheme

First topologically scalable structure (suitable for different applications) reported for Saber

Novel algorithm-hardware co-design driven process for the Saber PQC





#### Proposed Method: Compact Coprocessor



Scalable Multiplier Features

- Different length in rank of the quotient ring
- Adjustable ratio in terms of Speed/Usage while maintaining overall high performance (delay X area)
- Embedded into an ISA-based hardware architecture while maintaining low-latency for data store/fetch with a RAM

#### Proposed Method: Matrix Property - I







### **Proposed Method: Implementation**





#### **Implementation Results**

Time(KeyGen/Enc/Dec)µs **Scheme** Freq (MHz) DSP BRAM Design **Device** LUT FF [3] UltraScale+ Saber 150 18.4/26.9/33.6 24.9k 10.7k 0 3 36.4/44.1/53.6 60.2/68.4/82.0 21-[4] Artix-7 **Kyber** -/14.3/20.9 11.864 10.348 8 15 11.884 10,380 -/19.2/26.5 12,183 -/27.4/35.2 12,441 [5] Artix-7 **Kyber** 59 12,034/16,458/14,746 1,842 1.634 34 5 37.339/44.390/41.169 This UltraScale+ Saber 250 36.3/46.2/57.1 10.1k 7.7k 0 3 work 48.9/63.2/78.5 61.5/80.2/100.0

[3]:Roy, Sujoy Sinha, and Andrea Basso. "High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware." IACR Transactions on Cryptographic Hardware and Embedded Systems (2020): 443-466.

[4]:V. B. Dang, F. Farahmand, M. Andrzejczak, K. Mohajerani, D. T. Nguyen, and K. Gaj, "Implementation and benchmarking of round 2 candidates in the nist post-quantum cryptography standardization process using hardware and software/hardware co-design approaches," Cryptology ePrint Archive: Report 2020/795, 2020.

[5]: E. Alkim, H. Evkan, N. Lahr, R. Niederhagen, and R. Petri, "Isa extensions for finite field arithmetic," IACR Transactions on Cryptographic Hardware and Embedded Systems, pp. 219–242, 2020.





Building Block	LUTs	FFs	CLBs	DSPs	BRAMs
Keccak Core	5655	2984	888	0	0
Sampler	229	88	77	0	2
Multiplier	2162	1656	448	0	0
I/O Coordinator	69	81	44	0	1
Others	1996	2890	483	0	2
Overall	10111	7699	1940	0	3
(% of overall FPGA device)	3.69	1.40	5.66	0	0.33





### Conclusions

We presented the first resource constraint and topologically scalable design scheme that can be applied to all Saber PQC variants (namely Light Saber, Saber and Fire Saber)

The proposed hardware structure achieved 25%+ enhancement compared to the state-of-the-art design.

The proposed method involved algorithm and hardware improvement to the KEM Saber scheme's implementation.



#### **Future Works**

Novel complexity reduction strategy for the Saber KEM PQC

Novel secure implementation strategy for the Saber KEM PQC

New generation of hardware design methodology for PQC



### **Research Sponsors**







## **THANK YOU!**

• Contact: jiafeng.xie@villanova.edu (corresponding author)