Non-Proprietary FIPS 140-2 Security Policy

Google Inc. Titan Chip

Hardware Version: H1B2P Firmware Version: gqfips-1.2

Date: March 11th, 2019

Prepared By:



2400 Research Blvd, Suite 395 Rockville, MD 20850 tel: +1 (703) 375-9820 info@acumensecurity.net www.acumensecurity.net

Introduction

Federal Information Processing Standards Publication 140-2 — Security Requirements for Cryptographic Modules specifies requirements for cryptographic modules to be deployed in a Sensitive but Unclassified environment. The National Institute of Standards and Technology (NIST) and Communications Security Establishment Canada (CSE) Cryptographic Module Validation Program (CMVP) run the FIPS 140 program. The NVLAP accredits independent testing labs to perform FIPS 140 testing; the CMVP validates modules meeting FIPS 140 validation. Validated is the term given to a module that is documented and tested against the FIPS 140 criteria.

More information is available on the CMVP website at: http://csrc.nist.gov/groups/STM/cmvp/index.html

About this Document

This non-proprietary Cryptographic Module Security Policy for Titan from Google Inc. provides an overview of the product and a high-level description of how it meets the overall Level 1 security requirements of FIPS 140-2.

Titan may also be referred to as the "module" in this document.

Disclaimer

The contents of this document are subject to revision without notice due to continued progress in methodology, design, and manufacturing. Google Inc. shall have no liability for any error or damages of any kind resulting from the use of this document.

Notices

This document may be freely reproduced and distributed in its entirety without modification.

Introduction	2			
Disclaimer	2			
Notices	2			
1. Introduction	5			
1.1 Scope	5			
2. Security Level	6			
3. Cryptographic Module Specification	7			
3.1 Cryptographic Boundary	7			
4. Cryptographic Module Ports and Interfaces	8			
5. Roles, Services and Authentication	9			
5.1 Roles	9			
5.2 Services	9			
5.3 Authentication	10			
6. Physical Security	10			
7. Operational Environment	10			
8. Cryptographic Algorithms and Key Management	11			
8.1 Cryptographic Algorithms	11			
8.2 Cryptographic Key Management	12			
8.3Key Generation and Entropy13				
8.4 Zeroization	13			
9. Self-tests	14			
9.1 Power-On Self-Tests	14			
9.2 Conditional Self-Tests	14			
10. Guidance and Secure Operation	15			
11. Glossary				

Table of Contents

List of Tables

Table 1 - Cryptographic Module Tested Configuration	5
Table 2 - Security Level	6
Table 3 - Physical Port and Logical Interface Mapping	9
Table 4 - Approved Services and Role allocation	10
Table 5 - Non-Approved Services and Role allocation	10
Table 6 - Approved Algorithms	11
Table 7 - Allowed Algorithms	11
Table 8 - Non-Approved Algorithm	11
Table 9 - Approved Service to Key/CSP Mapping	
Table 10 - Public Keys	12
Table 11 - Power-up Self-tests	
Table 12 - Conditional Self-tests	14
Table 13 - Glossary of Terms	16

List of Figures

Figure 1 - Titan Chip (Front)	7
Figure 2 - Titan Chip (Back)	7
Figure 3 - Titan Chip Block Diagram	8

1. Introduction

1.1 Scope

This document describes the cryptographic module security policy for the Google Inc. Titan cryptographic module with firmware gqfips-1.2 (also referred to as the "module" hereafter). It contains specification of the security rules, under which the cryptographic module operates, including the security rules derived from the requirements of the FIPS 140-2 standard.

Module	HW P/N and Version	Firmware Version
Titan Chip	H1B2P	gqfips-1.2

 Table 1 - Cryptographic Module Tested Configuration

Titan is a custom secure micro-controller. It can implement a variety of security, encryption, and cryptography protocols. The protocols are running on a secure processor on-chip, interfacing with a host using an API across a trusted SPI peripheral. It provides secure EEPROM Boot, using SPI pass-through technology that allows Titan to confirm authorship of Boot Code, ensuring code-signing before code swap is completed.

The Titan Chip has single-chip embodiment and is bound to the Google River Cryptographic Module (FIPS 140-2 Cert. 3383) and the Google Delta Cryptographic Module (FIPS 140-2 Cert. #3384). River and Delta utilize the output of the Titan chip for entropy and to validate and perform the integrity test on their firmware. River and Delta are separate Network Interface Cards (NIC) which each utilize their own instance of a Titan chip for this cryptographic functionality.

2. Security Level

The following table lists the level of validation for each area in FIPS 140-2:

FIPS 140-2 Section Title	Validation Level
Cryptographic Module Specification	1
Cryptographic Module Ports and Interfaces	1
Roles, Services, and Authentication	1
Finite State Model	1
Physical Security	1
Operational Environment	N/A
Cryptographic Key Management	1
Electromagnetic Interference / Electromagnetic Compatibility	1
Self-Tests	1
Design Assurance	1
Mitigation of Other Attacks	N/A
Overall Level	1

Table 2 - Security Level

3. Cryptographic Module Specification

3.1 Cryptographic Boundary

The cryptographic boundary is the outer perimeter of the chip shown in the below figure. The device is a single-chip module embodiment as defined by FIPS 140-2. The hardware version of the module is H1B2P.




Figure 1 - Titan Chip (Front)



Figure 2 - Titan Chip (Back)

The physical boundary is depicted in the block diagram below:




Figure 3 - Titan Chip Block Diagram

The embedded chip contains the following hardware components:

- General purpose 32-bit processor
- Co-processor
- Non-volatile FLASH memory
- Volatile RAM memory

4. Cryptographic Module Ports and Interfaces

The module contains a SPI master interface and an SPI slave interface. The master interface is used to initiate flash commands to the external EEPROM, and the slave interface is used to receive commands initiated from the NIC.

The logical interfaces of the module map to the physical ports in the Table below:

Physical Port	# of Pins	FIPS 140-2 Logical Interface Mapping	Description
VDD	5	Power	Supply Voltage
RST	1	Control in	Reset Signal
CLK	2	Not used	Not Used
GND	11	Power	Ground
SPS	4	Data in, Data out, Control in,	SPI slave from NIC
		Status out	
SPI	4	Data in, Data out, Control out,	SPI master to external
		Status in	EEPROM
USB	4	Not used	Connected to Ground
BOOTSTRAP (GPIO)	1	Control in	Set to Bootstrap module
			during initialization ¹
FW_PROFILE (GPIO)	1	Control in	Bit containing profile
			Information (Delta only)
PWR_RESETN	1	Control in	Power sequencing input
(GPIO)			(Delta only)
GOOD (GPIO)	1	Status out	Status bit
UART TX	1	Status out	Debug log
GPIO	29	Not used	Not used
NC	13	Not used	Not used

Table 3 - Physical Port and Logical Interface Mapping

5. Roles, Services and Authentication

5.1 Roles

There are two roles in the module that an operator may assume: A Crypto Officer (CO) role and a User role. Roles are assumed implicitly based on the service accessed. The module does not provide any operator identification or authentication. Since the device does not provide any identification or authentication services, the level of access granted to any functionality of the module is implicitly determined by the service calling the module; the device itself makes no determination about the role itself.

A mapping of the services available to a CO and a User are shown in Table 4 below.

5.2 Services

The module provides the following Approved services which utilize algorithms listed in Table 6, 7 and 8:

Service	User	Crypto Officer
Initialization	✓	<
On-Demand Self-test	✓	<
Zeroization		✓

¹ This pin is not used by production NIC hardware

RSA Signature Verification Operation	✓	~
Query Module Status/Show Status	✓	✓
Write request to SPI Staging Partition	✓	✓
Activate Staging Partition	✓	✓
Check Status of Partitions	✓	✓
Check for Firmware Update ²	✓	✓
Perform Firmware Update		✓
Provide Raw Entropy Output	✓	✓
Provide Whitened Entropy Output	✓	✓
Reset	✓	✓
SPI Read Request to Active Partition of External storage	✓	✓
SPI Write request to Firmware Staging Region on	✓	✓
External storage		
Write request to SPI Staging Partition on External	✓	~
storage		

Table 4 - Approved Services and Role allocation

The module provides the following non-Approved services which utilize algorithms listed in Table 8:

Service
Firmware Attestation
Table 5 - Non-Approved Services and Role allocation

5.3 Authentication

Google Inc. 2019

There is no operator authentication; assumption of role is implicit by the used service(s).

6. Physical Security

The module is a single-chip cryptographic module made with production grade components and standard IC packaging material.

7. Operational Environment

The module does not provide a general-purpose operating system.

² Note: Only validated firmware versions shall be loaded using the firmware update service.

8. Cryptographic Algorithms and Key Management

8.1 Cryptographic Algorithms

The module implements the following approved algorithms in the firmware and hardware:

CAVP Cert #	Algorithm	Sizes	Standard	Mode/Method	Use
1529	ECDSA	P-256	FIPS 186-4	Signature	Signature Verification
				Verification	
4536	SHS	256	FIPS 180-4	SHA-256	Hashing, Keyed-Hash,
	(hardware)				Signature Verification
4537	SHS	256	FIPS 180-4	SHA-256	Hashing, Keyed-Hash,
	(firmware)				Signature Verification
3045	RSA	2048-bit	FIPS 186-4	Signature	Signature Verification
				Verification	

Table 6 - Approved Algorithms

Note: Additional algorithms were CAVP tested but are not being utilized by the module in the Approved mode of operation.

8.1.1 Allowed Algorithms

The module implements the following allowed cryptographic algorithms:

Algorithm Use		
NDRNG Raw entropy output and whitened entropy out		
Table 7 - Allowed Algorithms		

8.1.2 Non-Approved Algorithms

The following non-Approved cryptographic functions are implemented in the module:

Algorithm	Use
KBKDF (non-conformant)	Key-Based Key Derivation Function
RNG (non-conformant)	Random Number Generator
AES 256-bits (CTR mode) (non-conformant)	Encryption and Decryption
ECDSA (non-conformant)	Signature Generation and Verification
HKDF (non-conformant)	HMAC-based Key Derivation Function
ECIES	Elliptic Curve Integrated Encryption Scheme
RSA (non-conformant)	Signature Verification
HMAC (non-conformant)	Generation, Authentication

Table 8 - Non-Approved Algorithm

8.2 Cryptographic Key Management

There are no Critical Security Parameters (CSPs) associated with the module. The module implements the following access control policy on keys in the module shown in the following table. The Access Policy is noted by R=Read, W=Write and X=Execute.

Module Service	Кеу	Rights (R/W/X)
Initialization	N/A	N/A
On-Demand Self-test	N/A	N/A
Zeroization	N/A	N/A
RSA Signature Verification Operation	N/A	N/A
Query Module Status/Show Status	N/A	N/A
Activate Staging Partition	N/A	N/A
Check Status of Partitions	EEPROM Firmware Verification	R / X
	Кеу	
Check for Firmware Update	Firmware Verification Key	R / X
Perform Firmware Update	Firmware Verification Key	R / X
Provide Raw Entropy Output	N/A	N/A
Provide Whitened Entropy Output	N/A	N/A
Reset	N/A	N/A
SPI Read Request to Active Partition of External	N/A	N/A
storage		
SPI Write request to Firmware Staging Region on	N/A	N/A
External storage		
Write request to SPI Staging Partition on External	N/A	N/A
storage		

Table 9 - Approved Service to Key/CSP Mapping

The following public keys are utilized by the module:

Public Keys	Description	Algorithm and Key Size	Generation	Input / Output Method	Storage
EEPROM Firmware Verification Key	Used to verify EEPROM firmware of River ³ /Delta ⁴ modules	RSA 2048-bit key	Loaded at factory	Never exits the module	Flash
Firmware Verification Key	Used to verify module firmware updates	ECDSA P-256 key	Loaded at factory	Never exits the module	Flash

Table 10 - Public Keys

³ River Cryptographic Module (FIPS 140-2 Cert. #3383)

⁴ Delta Cryptographic Module (FIPS 140-2 Cert. #3384)

8.3 Key Generation and Entropy

The module does not generate cryptographic keys as part of its Approved services. The module implements a hardware-based True-Random Number Generator (TRNG). The TRNG is used to generate entropy which is output a service to a River (FIPS 140-2 Cert. #3383) or Delta Cryptographic Module (FIPS 140-2 Cert. #3384).

Upon request the module's TRNG will output 128-bit blocks of entropy via the module's SPS interface to the directly connected River or Delta Cryptographic Module.

8.4 Zeroization

There are no Critical Security Parameters (CSPs) associated with the module. The contents of the module's volatile memory are zeroized on-demand by power cycling the module. (removing power from the host device where the chip is inserted).

The output data path is provided by the data interfaces and is logically disconnected from processes performing key generation or zeroization. No key information will be output through the data output interface when the module zeroizes keys.

9. Self-tests

FIPS 140-2 requires the module to perform self-tests to ensure the module integrity and the correctness of the cryptographic functionality at startup. Some functions require conditional tests during normal operation of the module.

If any of the tests fail, the module will return an error code and transition to an error state where no functions can be executed. An operator to restart the module however, the failure of a self-test may require the chip to be replaced.

9.1 Power-On Self-Tests

Power-on self-tests are always run upon the initialization of the module and do not require operator intervention to run. If any of the tests fail, the module will not initialize. The module will enter an error state and no services can be accessed by the operator.

The module implements the following power-on self-tests:

Туре	Test
Integrity Test	 SHA-256 EDC over the bootloader image and executable firmware image
Known Answer	 ECDSA (signature verification. Curve: P-256)
Test	 RSA (signature verification. 2048-bit)
	 SHS (Firmware Implementation. SHA-256)
	SHS (Hardware Implementation. SHA-256)

Table 11 - Power-up Self-tests

The module performs all power-on self-tests automatically when it is initialized. All power-on self-tests must be passed before a User/Crypto Officer can perform services. The Power-on self-tests can be run on demand by power-cycling the module.

9.2 Conditional Self-Tests

Conditional self-tests are test that run during operation of the module. Each module performs the following conditional self-tests:

Туре	Test Description
Continuous RNG Tests	Performed on NDRNG per IG 9.8
Firmware Load Test	ECDSA Signature Verification operation performed prior to a
	firmware upgrade.

Table 12 - Conditional Self-tests

10. Guidance and Secure Operation

No configuration of the module or installation steps are required from the operator. When the module is powered on its power-up self-tests are executed without any operator intervention. The module enters the Approved mode of operation automatically if the power-up self-tests complete successfully. If any of self-tests fail during power-up, the module will transition to an error state. The status of the module can be determined by the availability of the module. If the module is available, it has passed all self-tests. If it is unavailable, it is in the error state.

Use of the non-conformant algorithms listed in Table 8 will place the module in a non-approved mode of operation.

11. Glossary

Term	Description
AES	Advanced Encryption Standard
API	Application Programming Interface
CLK	Clock
CMVP	Cryptographic Module Validation Program
CSE	Communications Security Establishment
CSP	Critical Security Parameter
CTR	Counter-Mode
DRBG	Deterministic Random Bit Generator
ECDSA	Elliptic Curve Digital Signature Algorithm
ECIES	Elliptic Curve Integrated Encryption Scheme
EEPROM	Electrically Erasable Programmable Read-Only Memory
GND	Ground
GPIO	General Purpose Input/ Output
HKDF	HMAC-based Key Derivation Function
НМАС	(Keyed-) Hash Message Authentication Code
KDF	Key-Derivation Function
NDRNG	Non-Deterministic Random Number Generator
NIC	Network Interface Card
NIST	National Institute of Standards and Technology
RAM	Random Access Memory
RSA	Rivest Shamir Adleman
RST	Reset
SHA	Secure Hash Algorithm
SHS	Secure Hash Standard
SPI	Serial Peripheral Interface
SPS	Standby Power Supply
SRAM	Static Random-Access Memory
TRNG	True-Random Number Generator
UART	Universal Asynchronous Receiver-Transmitter
USB	Universal Serial Bus
VDD	Voltage Drain Drain

Table 13 - Glossary of Terms