Qualcomm Technologies, Inc.

Qualcomm[®] Crypto Engine Core Version 5.5.0

FIPS 140-2 Non-Proprietary Security Policy Version: 1.1 2020-11-10

Prepared for:

Qualcomm Technologies, Inc. 5775 Morehouse Drive San Diego, CA 92121

Prepared by:

atsec information security Corp. 9130 Jollyville Road, Suite 260 Austin, TX 78759

Qualcomm Snapdragon[™] and Qualcomm Crypto Engine Core are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm and Snapdragon are trademarks of Qualcomm Incorporated, registered in the United States and other countries.

TABLE OF CONTENTS

1. Introduction	. 3
1.1. Purpose of the Security Policy	. 3
2. Cryptographic Module Specification	. 4
 2.1. Module description 2.1.1. Hardware Description 2.1.2. Module Validation Level 2.2. Description of Modes of Operations 2.3. Cryptographic Module Boundary 2.3.1. Hardware Block Diagram	5 5 6
3. Cryptographic Module Ports and Interfaces	. 9
4. Roles, Services and Authentication	10
 4.1. Roles 4.1.1. Crypto Officer Role 4.1.2. User Role 4.2. Services 4.3. Authentication 4.4. Strength of Authentication 4.5. Authentication Data Protection 	10 10 10 12 13
5. Physical Security	14
5.1. Type	14
6. Operational Environment	15
6.1. Applicability	15
7. Cryptographic Key Management	16
7.1. Key/CSP Generation Management 7.2. Zeroization 7.3. Key/CSP Lifecycle	16
8. Electromagnetic Interference/Electromagnetic Compatibility (EMI/EMC)	17
9. Power up Tests	18
9.1. Cryptographic algorithm tests (known answer tests)	18
10. Design Assurance	19
10.1. Configuration Management 10.1.1. Crypto Officer Guidance	
11. User Guidance	20
12. Mitigation of Other Attacks	21
13. Terms and Abbreviations	22

1. Introduction

This document is a FIPS 140-2 Security Policy for the Qualcomm Crypto Engine Core cryptographic module. The version numbers of this Crypto Engine Core is 5.5.0. This document contains a specification of the rules under which the Crypto Engine Core must operate. It also describes how this Crypto Engine Core meets the requirements as specified in Federal Information Processing Standards Publication 140-2 (FIPS PUB 140-2) for a Security Level 2 module. It is intended for the FIPS 140-2 testing lab, Cryptographic Module Validation Program (CMVP), developers working on the release, administrators and users of the Crypto Engine Core.

For more information about the FIPS 140-2 standard and validation program, refer to the NIST website at https://csrc.nist.gov/projects/cryptographic-module-validation-program.

1.1. Purpose of the Security Policy

There are three major reasons that a security policy is required:

- It is required for FIPS 140-2 validation.
- It allows individuals and organizations to determine whether the implemented Crypto Engine Core satisfies the stated security policy.
- It allows individuals and organizations to determine whether the described capabilities, level of protection, and access rights provided by the Crypto Engine Core meet their security requirements.

2. Cryptographic Module Specification

2.1. Module description

The Crypto Engine Core is a single-chip hardware module implemented as a sub-chip in the Qualcomm® Snapdragon[™] 865 Mobile Platform SoC. From the validation perspective, the Crypto Engine Core is configured as a single chip hardware module. The cryptographic services provided by the Crypto Engine Core are:

- Data encryption / decryption utilizing symmetric ciphers, i.e., Triple-DES, and AES algorithms.
- Computation of hash values, i.e., SHA-1, SHA-256, SHA-384 and SHA-512.
- Message authentication utilizing HMAC-SHA1, HMAC-SHA256, HMAC-SHA384, HMAC-SHA512, AES CMAC, hashing algorithms.
- Hashing and ciphering operations using AES CCM.

Please refer to Table 4-2 for the algorithm certificates of the FIPS approved algorithms listed below.

FIPS Approved	Implemented Algorithms
AES-128 CBC, AES-256 CBC	encryption, decryption
AES-128 ECB, AES-256 ECB	encryption, decryption
AES-128 CTR, AES-256 CTR	encryption, decryption
AES-128 CCM, AES-256 CCM	encryption, decryption (with message authentication code)
Triple-DES CBC (three-key)	encryption, decryption
Triple-DES ECB (three-key)	encryption, decryption
SHA-1	Hashing
SHA256	Hashing
SHA-384	Hashing
SHA-512	Hashing
HMAC SHA-1 with key sizes between 112 bits and 512 bits	message authentication code
HMAC SHA-256 with key sizes between 112 bits and 512 bits	message authentication code
HMAC SHA-384 with key sizes between 112 bits and 512 bits	message authentication code
HMAC SHA-512 with key sizes between 112 bits and 512 bits	message authentication code
AES-CMAC	message authentication code
FIPS Non-Approved	Implemented Algorithms
AES-128 XTS, AES-256 XTS ¹	encryption, decryption
DES CBC	encryption, decryption
DES ECB	encryption, decryption
HMAC SHA-1 with key sizes below 112 bits	message authentication code

Table 2-1: Summary of FIPS approved and FIPS non-approved algorithms in the Crypto Engine Core

¹ AES-XTS mode is not approved because the check required by IG A.9 for Key_1 not equal Key_2 is not performed. © 2020 Qualcomm Technologies, Inc. and/or its subsidiaries. All rights reserved.

HMAC SHA-256 with key sizes below 112 bits	message authentication code
HMAC SHA-384 with key sizes below 112 bits	message authentication code
HMAC SHA-512 with key sizes below 112 bits	message authentication code
AEAD-SHA-1 AES CBC	encryption, decryption (with message authentication code)
AEAD-SHA-1 AES CTR	encryption, decryption (with message authentication code)
AEAD-SHA-1 DES CBC	encryption, decryption (with message authentication code)
AEAD-SHA-1 Triple-DES CBC	encryption, decryption (with message authentication code)

2.1.1.Hardware Description

The Crypto Engine Core is implemented in the Crypto Engine Core 5.5.0 hardware, which resides in Snapdragon 865 Mobile Platform processors. The Crypto Engine Core 5.5.0 provide a series of algorithms (as listed in Table 2-1) implemented in the device hardware.

2.1.2.Module Validation Level

The Crypto Engine Core is intended to meet requirements of FIPS 140-2 at an overall Security Level 2. The following table shows the security level claimed for each of the eleven sections that comprise the validation:

FIPS 140-2 Sections		Sec	urity L	.evel	
	N/A	1	2	3	4
Cryptographic Module Specification			Х		
Cryptographic Module Ports and Interfaces			Х		
Roles, Services and Authentication			Х		
Finite State Model			Х		
Physical Security			Х		
Operational Environment	Х				
Cryptographic Key Management			Х		
EMI/EMC			Х		
Self-Tests			Х		
Design Assurance			Х		
Mitigation of Other Attacks	Х				

Table 2-2: Security Levels

The Crypto Engine Core is classified as a single-chip hardware module for the purpose of FIPS 140-2 validation. The logical cryptographic boundary is the sub-chip implementing the Crypto Engine Core, while the physical boundary is the Snapdragon 865 Mobile Platform SoC. The Crypto Engine Core was tested as a sub-chip implemented within the Snapdragon 865 Mobile Platform SoC.

2.2. Description of Modes of Operations

The Crypto Engine Core supports two modes of operation: FIPS approved mode and a nonapproved mode. The mode of operation is implicitly assumed depending on the service invoked. The Crypto Engine Core enters FIPS approved mode after successful completion of the power up self-tests. Invoking a non-approved service will result in the Crypto Engine Core implicitly switching to non-approved mode. After completion of the service the Crypto Engine Core will immediately switch back to the FIPS approved mode. Then depending on the next service call it will either remain in FIPS mode or will transition to non-approved mode. All CSPs are kept separate between the two modes.

Table 2-1 provides a summary of all security functions (both FIPS Approved and FIPS non-Approved). Table 4-1 lists the roles. Table 4-2 and Table 4-3 illustrate the services available to each role (Crypto Officer and User).

2.3. Cryptographic Module Boundary

The physical boundary of the Crypto Engine Core is the Snapdragon 865 SoC, which contains the Crypto Engine Core which is implemented as a sub-chip. Consequently, the embodiment of the Crypto Engine Core is a Single-chip cryptographic module. The logical boundary is the Crypto Engine Core.

2.3.1.Hardware Block Diagram

In the hardware block diagram, the arrows depict the flow of the status, control and data. Parameters are passed to the Crypto Engine Core and results received from the Crypto Engine Core, are via Direct Memory Access (DMA) writing and reading the Crypto Engine Core's registers.

The CSPs, such as the encryption key, are written directly to registers or submitted via the FIFO channel to be stored within the Crypto Engine Core 5.5.0 hardware. The remainder of the Snapdragon 865 Mobile Platform SoC, which is not part of the Crypto Engine Core, either passes the Critical Security Parameters (CSP) from the software executing on top of the SoC, to the Crypto Engine Core, or as a "user" of cryptographic services generates the CSP and delivers them to the Crypto Engine Core.





Figure 1: Hardware Block Diagram

The CSPs are passed via Direct Memory Access (DMA) to First In First Out queues (FIFOs) and processed by the Crypto Engine Core. All parameters to the Crypto Engine Core are also provided via FIFOs.

Figure 2: Snapdragon 865 Mobile Platform processor



3.Cryptographic Module Ports and Interfaces

Table 3-1 Ports and Interfaces

FIPS Interface	Ports
Data Input	Data in FIFOs
Data Output	Data out FIFOs
Control Input	Registers
Status Output	Registers
Power Input	Physical power connector

As indicated in Table 3-1, all status ports and control ports are directed through the interface of the Crypto Engine Core's logical boundary, which is the registers of the Crypto Engine Core for control input. For data input and data output, the FIFOs implement the high-speed interface. The status output is provided via registers.

Once the Crypto Engine Core finishes initialization and all self-tests complete successfully, all cryptographic functions are made available. If any of the Crypto Engine Core's KAT fails, the Crypto Engine Core self-test causes the Crypto Engine Core to enter into a locked state (see Section 9.1 for more details). To recover from a KAT failure a reset of the Crypto Engine Core is required. The reset causes it to reinitialize and re-run all KATs.

Caller-induced or internal errors do not reveal any sensitive material to callers. Cryptographic bypass capability is not supported by the Crypto Engine Core. The Crypto Engine Core ensures that there is no means to obtain CSP or key data from the Crypto Engine Core by placing the CSPs into write-only registers. This action prevents any entity interacting with the Crypto Engine Core from being able to read the CSPs. Additionally, key zeroization can be performed by issuing a reset event to the Crypto Engine Core. There is no means to obtain sensitive information from the Crypto Engine Core.

If a caller wants to use a non-Approved cipher, a separate "pipe pair" must be used or a new key for the non-Approved cipher must be loaded.

4. Roles, Services and Authentication

4.1.Roles

The Crypto Engine Core implements role-based authentication with two roles: a Crypto Officer role and a User role.

Users of the Crypto Engine Core are the boot loader and software applications loaded onto the Snapdragon 865 Mobile Platform SoC. In a typical use case scenario of the Crypto Engine Core, an Original Equipment Manufacturer (OEM) places a hash of their RSA public key into the One-Time Programmable (OTP) memory, within the Crypto Engine Core upon the purchase of Snapdragon 865 Mobile Platform SoC. The OEM uses the uniquely matching private key to sign the boot loader and software application images along with the software IDs. The OEM also includes a copy of the OEM's x.509 certificate in each signed image.

The user authentication is based on RSA signature verification and is explained in more detail in the following sections.

4.1.1.Crypto Officer Role

The boot loader acts as the Crypto Officer role when it configures the Crypto Engine Core by properly setting up keys/CSPs in the designated key registers or the FIFOs that will be later used by the software applications.

4.1.2.User Role

The software applications act as the User role when requesting any services provided by the Crypto Engine Core. The User role has access to all of the Crypto Engine Core's services except Crypto Engine Core initialization.

	Tab	le 4-1	Roles
--	-----	--------	-------

Roles	Services (see Table 4-2 and 4-3)
USEL	Utilization of cryptographic services of the Crypto Engine Core
Crypto Officer	Configure Crypto Engine Core keys for use by user role

4.2.Services

The Crypto Engine Core does not provide a bypass capability through which some cryptographic operations are not performed or where certain controls implemented during normal operation are not enforced.

All services are implemented within the Crypto Engine Core.

The following tables (Table 4-2 and Table 4-3) illustrate the roles and corresponding services of the Crypto Officer and User. When the services in Table 4-2 are performed, The Crypto Engine Core is in FIPS of operation. When the services in Table 4-3 are performed, the Crypto Core Engine is in non-FIPS mode of operation.

Table 4-2 Approved Services in FIPS mode

Services	ices Roles		CSP	Modes	Is FIPS Approved? If Yes Cert #	Access (Read, Write,	Standard
	User	S				Execute)	
Symmetric /	Alg	orit	hms	•			•
AES encryption and decryption	1		AES Symmetric key (128, 256 bit)	CBC, ECB, CTR, CCM	Cert. A104	Read/Write	FIPS 197 SP 800-38 [A,C,E]
Triple-DES	1		Triple DES Symmetric key (192 bits)	CBC, ECB	Cert. A104	Read/Write	FIPS 46-3 SP 800-38A
Hash Funct	ion	5		•	•		•
SHA-1	1		None	N/A	Cert. A104	N/A	FIPS 180-4
SHA-256	1		None	N/A	Cert. A104	N/A	FIPS 180-4
SHA-384	1		None	N/A	Cert. A104	N/A	FIPS 180-4
SHA-512	1		None	N/A	Cert. A104	N/A	FIPS 180-4
Message Au	the	enti	cation Codes (MACs)				
HMAC SHA-1	1		HMAC SHA-1 key (key length between 112 bits and 512 bits)	N/A	Cert. A104	Read/Write	FIPS 198-1
HMAC SHA- 256	1		HMAC SHA-256 (key length between 112 bits and 512 bits)	N/A	Cert. A104	Read/Write	FIPS 198-1
HMAC SHA- 384	1		HMAC SHA-384 key (key length between 112 bits and 512 bits)	N/A	Cert. A104	Read/Write	FIPS 198-1
HMAC SHA- 512	1		HMAC SHA-512 (key length between 112 bits and 512 bits)	N/A	Cert. A104	Read/Write	FIPS 198-1
AES-CMAC	1		CMAC key (128, 256 bit)	CMAC	Cert. A104	Read/Write	SP 800-38B
Miscellaneo	us			•	•	·	

Services	Roles		CSP	Modes	Is FIPS Approved? If Yes Cert #		Standard
	User	0 C				Execute)	
Configure Crypto Engine Core keys for use by User role ²		~	None	N/A	N/A	N/A	N/A
Self Tests	1		None	N/A	N/A	N/A	N/A
Zeroization	1		All CSPs	N/A	N/A	Write	N/A
Query status	1		None	N/A	N/A	N/A	N/A

Table 4-3 Non-Approved Services in non-FIPS mode

Services	Roles			
	User	CO		
AES-XTS	1			
DES	1			
HMAC SHA-1 with key size less than 112 bits	1			
HMAC SHA-256 with key size less than 112 bits	1			
HMAC SHA-384 with key size less than 112 bits	1			
HMAC SHA-512 with key size less than 112 bits	1			
AEAD-SHA-1 AES	1			
AEAD-SHA-1 DES	1			
AEAD-SHA-1 Triple-DES	1			

4.3.Authentication

 ² The methodology for setting the encryption keys is described in the "Crypto Core Hardware Programming Guide" manual
 © 2020 Qualcomm Technologies, Inc. and/or its subsidiaries. All rights reserved.

As mentioned previously, user authentication is based on RSA signatures. Each OEM utilizes their unique RSA private key to sign the boot loader and software application images along with its x.509 certificate. The x.509 certificate contains the OEM's public key. The OU field (i.e. the field indicating the Certification Services Division) of the signed x.509 certificate contains the software ID. Finally, the OEM puts a hash of its public key into non-volatile read-only OTP memory within the Crypto Engine Core.

The user is authenticated via the software ID embedded in the loadable image. The user authentication performed is twofold. First, the OEM's public key in the x.509 certificate within the image is hashed and the hash value is compared to the hash of the RSA public key stored in readonly memory within the Crypto Engine Core. If the hashes match, the OEM's public key is verified. Then, the OEM's public key is used to verify the RSA signature of the boot loader or the software image to be loaded. If the RSA signature verification succeeds, then the image is authenticated and hence can be loaded and executed on the Snapdragon 865 Mobile Platform SoC.

4.4. Strength of Authentication

Storing a hash of the OEM's public key within the Crypto Engine Core's read-only memory allows the OEM to choose the size of the RSA key they want to use for authentication to the Crypto Engine Core. The minimum RSA key size that an OEM may use is 2048-bits. According to table 1 in FIPS IG 7.5, an RSA key size of 2048 bits provides a minimum of 112 bits of strength and a key size of 3072 bits provides a minimum of 128 bits of strength. Therefore, the strength of the authentication mechanism in use is a minimum of 1 / 2^{112} or 1.925929944e-34. The ability to successfully authenticate the RSA signed image is dependent on the ability to guess the signing RSA private key that matches the verified public key. Even using a rate of 1µs per failed authentication, which would allow 60,000,000 consecutive attempts per minute (60s / 0.001s), only provides a probability of successfully authenticating that is less than or equal to 60,000,000 * 1 / 2^{112} (≤6.933347799e-19) which is much less than 1 / 100,000 or 0.00001.

4.5. Authentication Data Protection

The hash of the RSA public key stored in the read-only memory of the Crypto Engine Core is used as the means to verify the OEM's public key. Since this memory is non-volatile read-only memory, it cannot be modified. The verified public key is used to verify the OEM's RSA signature of the signed boot loader or software application images. Only the images that are signed by the OEM can be authenticated to the Crypto Engine Core. Any image with an altered RSA signature won't be authenticated. Hence, it won't be loaded and get to use the Crypto Engine Core.

5.Physical Security

5.1.Type

The Crypto Engine Core Cryptographic Module is a single-chip hardware module which conforms to the Level 2 requirements for physical security. The Crypto Engine Core is a sub-chip enclosed in a production grade component.

At the time of manufacturing, the die is embedded within a printed circuit board (PCB), which prevents visibility into the internal circuity of the Crypto Engine Core. The layering process which is used to embed the die into the PCB also prevents tampering of the physical components without leaving tamper evidence.

The Crypto Engine Core is further protected by being enclosed in commercial off the shelf mobile device utilizing production grade commercially available components and that the mobile device enclosure completely surrounds the Crypto Engine Core.

6.Operational Environment

6.1.Applicability

The Crypto Engine Core is a single chip hardware module. The procurement, build and configuring procedure are controlled. Therefore, the operational environment is considered non-modifiable.

7.Cryptographic Key Management

7.1.Key/CSP Generation Management

The Crypto Engine Core does not perform key generation for any algorithms.

The Crypto Engine Core does not provide any asymmetric algorithms. Manual key entry or key output capabilities are not provided. All Keys/CSPs can only be written to the Crypto Engine Core by the boot loader by writing to the key registers or into the FIFOs assigned to the particular use case.

Callers pass keys and similar sensitive information to the Crypto Engine Core by writing to specific assigned registers by sending the data via DMA request. Any attempt to write to a non-assigned FIFO is blocked. Keys are stored within the Crypto Engine Core in write-only registers or the Crypto Engine Core's internal key store. Therefore any attempt to read CSPs are blocked and zeros are returned rather than the actual CSP.

Keys and CSPs can be explicitly zeroized by sending an access control reset event to the Crypto Engine Core.

7.2.Zeroization

As stated previously, the Crypto Engine Core stores all keys and CSPs internally. All keys and CSPs are stored write-only and are not readable outside of the Crypto Engine Core. When the Crypto Engine Core receives a reset event, it will zeroize all CSPs contained within the Crypto Engine Core.

7.3.Key/CSP Lifecycle

The following table shows the generation, storage and zeroization of all CSPs used by the Crypto Engine Core.

Key/CSP	Generation	Storage	Zeroization
AES Keys		Internal key storage memory or Register set (legacy use)	During module reset or when overwritten by new key
Triple-DES Keys		Internal key storage memory or Register set (legacy use)	During module reset or when overwritten by new key
HMAC Keys		Internal key storage memory or Register set (legacy use)	During module reset or when overwritten by new key
CMAC Keys		Internal key storage memory or Register set (legacy use)	During module reset or when overwritten by new key

Table 7-1 Key/CSP Lifecycle

8.Electromagnetic Interference/Electromagnetic Compatibility (EMI/EMC)

The Crypto Engine Core hardware component cannot be certified by the FCC, as it is not a standalone device. It is a sub-chip embedded in the Snapdragon 865 Mobile Platform SoC, which is also not a standalone device. However, it is intended to be used within a COTS device which would undergo standard FCC certification for EMI/EMC.

According to 47 Code of Federal Regulations, Part 15, Subpart B, Unintentional Radiators, the Crypto Engine Core is not subject to EMI/EMC regulations because it is a subassembly that is sold to an equipment manufacturer for further fabrication. That manufacturer is responsible for obtaining the necessary authorization for the equipment with the Crypto Engine Core embedded prior to further marketing to a vendor or to a user.

9. Power up Tests

Power up self-tests consist of known-answer tests of algorithm implementations. The Crypto Engine Core power up tests are automatically performed, independently of any user during power up of the Crypto Engine Core. All self-tests are performed as a single atomic action that has two possible results: success or failure. If the result is success, the Crypto Engine Core becomes operational, if it is failure, the Crypto Engine Core enters into an error state and cryptographic functions cannot be performed.

The power up tests are also run when a reset event is received. If any of the tests fail, the Crypto Engine Core will enter into an error state. The Crypto Engine Core cannot be used in this state. To recover from the error state it needs to be re-initialized. This is achieved via the successful execution of the power up tests, which can be triggered by either a power-off/power-on cycle or the receipt of a reset event.

The power up tests trigger immediately when a reset occurs and execute all needed tests until completion. Once completed successfully, the logic releases the Crypto Engine Core for external usage. If an error is detected during the tests, the logic locks the Crypto Engine Core and prevents external usage. Once locked, the Crypto Engine Core will only respond to a reset, which will cause the Crypto Engine Core to re-execute the power up tests. If the error persists, the Crypto Engine Core will remain unavailable.

"On demand" tests which are required by FIPS 140-2 can be performed by either of the following methods:

- A power-off/power-on cycle of the Crypto Engine Core
- Issuing a Crypto Core reset to the Crypto Engine Core

The Crypto Engine Core implements the following self-tests to ensure proper functioning of the Crypto Engine Core implemented self-tests include power up self-tests of all approved algorithms.

9.1.Cryptographic algorithm tests (known answer tests)

Table 9-2 Power up Tests

Algorithm	Test
AES encryption (CCM)	КАТ
AES decryption (CCM)	КАТ
AES encryption (ECB)	КАТ
AES decryption (ECB)	КАТ
Triple-DES encryption (ECB)	КАТ
Triple-DES decryption (ECB)	КАТ
HMAC SHA-1	КАТ
HMAC SHA-256	КАТ
AES-CMAC	КАТ
HMAC SHA-384	КАТ
HMAC SHA-512	КАТ

10.Design Assurance

10.1.Configuration Management

ClearCase, a version control system from IBM/Rational, is used to manage the revision control of the hardware code (Verilog code) and hardware documentation. The ClearCase version control system provides version control, workspace management, parallel development support, and build auditing. The Verilog code is maintained within the ClearCase database used by Qualcomm Technologies, Inc.

10.1.1.Crypto Officer Guidance

The Crypto Engine Core does not need FIPS 140-2 specific guidance. The FIPS 140-2 functional requirements are always invoked.

For configuring the authentication mechanism as well as the access control functionality, the manual for the Crypto Engine Core should be used.

11. User Guidance

The operation of the Crypto Engine Core does not need FIPS 140-2 specific guidance. The FIPS 140-2 functional requirements are always invoked.

For using the cryptographic services of the Crypto Engine Core, the manual for the Crypto Engine Core covers the description of the register set as well as the use of the FIFOs channels should be used.

NOTE:

- In order to meet the IG A.13 requirement, the same Triple-DES key shall not be used to encrypt more than 2¹⁶ 64-bit blocks of data.
- AES counter mode uses a 128-bit counter. The counter will roll over after 2^128 blocks of encrypted data.

12. Mitigation of Other Attacks

The Mitigation of Other Attacks security section of FIPS 140-2 is not applicable to the Crypto Engine Core.

13.Terms and Abbreviations

- **AES** Advanced Encryption Specification
- **CBC** Cipher Block Chaining
- **CCM** Counter with Cipher Block Chaining-Message Authentication Code
- **CM** Cryptographic Module
- **CMVP** Cryptographic Module Validation Program
- **COTS** Commercial Off The Shelf
- **CO** Crypto Officer
- **CSP** Critical Security Parameter
- **DES** Data Encryption Standard
- DMA Direct Memory Access
- FIFO First In, First Out
- **FIPS** Federal Information Processing Standards Publication
- **HMAC** Hash Message Authentication Code
- KAT Known Answer Test
- **NIST** National Institute of Science and Technology
- **OEM** Original Equipment Manufacturer
- **OTP** One-Time Programmable
- SHA Secure Hash Algorithm
- **SoC** System on Chip