

ROOT-CAUSE ANALYSIS OF POWER-BASED SIDE-CHANNEL LEAKAGE IN LIGHTWEIGHT CRYPTOGRAPHY CANDIDATES

Zhenyuan Liu and Patrick Schaumont Worcester Polytechnic Institute, Worcester, Massachusetts

NIST Fifth Lightweight Cryptography Workshop 2022

OVERVIEW

Root-cause Analysis



How would a lightweight crypto differ from a traditional cipher in terms of side channel leakage



PRE-SILICON GATE-LEVEL POWER SIMULATION

- Cadence Genus.
- Cadence Joules.
- SkyWater 130nm.

3



PRE-SILICON GATE-LEVEL POWER SIMULATION - AES



Maximize the proportion of sidechannel leakage in the overall power consumption of a design



- First round of AES.
- 256 test vectors.
- Fixed key and random plaintext.
- Clock freq 50MHz.
- Oversampled at 64 samples per clock cycle.

PRE-SILICON GATE-LEVEL POWER SIMULATION - LWC

3630

3286



- 256 test vectors.
- Fixed key, random nonce, fixed data.
- Clock freq 50MHz.
- Oversampled at 50 samples per cycle.

- (2 cycles per round).
- 256 test vectors.
- Fixed key and random nonce.
- Clock freq 50MHz
- Oversampled at 64 samples per cycle.

- 256 test vectors.
- Fixed key and random nonce.
- Clock freq 50MHz.
- Sampled at 1 samples per cycle

MACRO-LEVEL ANALYSIS (SELECT LEAKAGE MODEL)



Rationale: Identify *leaky points*, **the timestamps of maximum data-dependent variation** in the power traces. Side-channel leakage is **largest** at time points with the **highest data-dependency** of the power consumption.



MICRO-LEVEL ANALYSIS (RANK LEAKY CELLS)

$$\begin{array}{ll} \textit{leakage} \\ \textit{estimation} \end{array} & \begin{array}{ll} \textit{leakage}(v,g) = \sum_{T} P(v,t,g) \\ l(g) = std(\textit{leakage}(v,g)) \end{array} & \begin{array}{ll} \textit{Previous} \\ \textit{selected} \\ \textit{leaky points} \end{array}$$

 $G = \{g_1, g_2, g_3, \ldots\} = argrank(l(g))$



EVALUATE THE QUALITY OF CELL RANK - TOP RANKED CELL REMOVAL



EVALUATE THE QUALITY OF CELL RANK - CPA ON AES





ROOT-CAUSE ANALYSIS OF POWER SIDE-CHANNEL LEAKAGE 0.25 - AES GIFT-COFE Xoodyak 0.2 - Grain128 Area Under Curve (Absolute) 0.15 0.1 0.05 0 -5% -10% -15% -20% -25% -30% -35% -40% -45% -50% -0% -1% Cell Rank the cells that are removed according to cell rank

the area under the curve of power stdv

the total amount of side channel leakage



CONCLUSION

- AES and GIFT leak power side channel information with a sharper slope than Xoodyak and Grain.
- GIFT leaks more power side channel information than AES because more gates are contributing to power side channel in GIFT than AES in a relative term.
- Less leaky than GIFT, Xoodyak also has more gates that are contributing to power side channel than AES in a relative term.
- Grain is less leaky comparing to GIFT and Xoodyak but still has more gates that are contributing to power side channels than AES in a relative term.



REFERENCES



- Ileana Buhan, Lejla Batina, Yuval Yarom, and Patrick Schaumont. Sok: Design tools for side-channel-aware implementations. IACR Cryptol. ePrint Arch., page 497, 2021.
- Subhadeep Banik, Avik Chakraborti, Tetsu Iwata, Kazuhiko Minematsu, Mridul Nandi, Thomas Peyrin, Yu Sasaki, Siang Meng Sim, and Yosuke Todo. Gift-cofb. Cryptology ePrint Archive, 2020.
- Thomas De Cnudde, Begu 1 Bilgin, Benedikt Gierlichs, Ventzislav Nikov, Svetla Nikova, and Vincent Rijmen. Does coupling affect the security of masked implementations? In Sylvain Guilley, editor, Constructive Side- Channel Analysis and Secure Design, pages 1–18, Cham, 2017. Springer International Publishing.
- Joan Daemen, Seth Hoffert, Micha el Peeters, G Van Assche, and R Van Keer. Xoodyak, a lightweight cryptographic scheme. 2020.
- Svetla Nikova, Christian Rechberger, and Vincent Rijmen. Threshold im- plementations against side-channel attacks and glitches. In Peng Ning, Sihan Qing, and Ninghui Li, editors, Information and Communications Security, 8th International Conference, ICICS 2006, Raleigh, NC, USA, December 4-7, 2006, Proceedings, volume 4307 of Lecture Notes in Com- puter Science, pages 529–545. Springer, 2006.
- Kostas Papagiannopoulos, Ognjen Glamocanin, Melissa Azouaoui, Dorian Ros, Francesco Regazzoni, and Mirjana Stojilovic. The side-channel metric cheat sheet, 2022.
- JonathanSo nnerup, MartinHell, MattiasS onnerup, and Ripudaman Khattar. Efficient hardware implementations of grain-128aead. In In- ternational Conference on Cryptology in India, pages 495–513. Springer, 2019.
- Chao Wang and Patrick Schaumont. Security by compilation: an auto- mated approach to comprehensive side-channel resistance. ACM SIGLOG News, 4(2):76–89, 2017.





