HW Security at NIST

A.J. Stein

Security Components and Mechanism

National Institute of Standards and Technology

Agenda

Overview of Program

CHIPS Act & NIST

Challenge & Next Steps

Hardware Cybersecurity Program




Develop Standards, Guidelines, Best Practices, Reference Design Kits, Demos and Support Research in the field of <u>Semiconductor</u> <u>Design</u> Security and Trust

Why	 Cybersecurity challenges and Hardware vulnerabilities often go undetected Semiconductor continues to be pervasive including for critical commercial and military applications - Cybersecurity and Assurance in Semiconductor Design Development and Across Supply Chain
What	 Collaborate with Industry to establish best practices for trust, security risks and vulnerability management across semiconductor development chain industry Develop Secure Data Sharing practices and standards Best Practices for IP Protection Vulnerability detection and management best practices during development and post deployment Establish trust/provenance across supply chain
How	 Tech Transfer of 'what' in industry: Reference Design kits, Standards bodies, Develop foundational builds with external partners to demonstrate use. Leverage Applied Sec Division/NCCoE capabilities


Cybersecurity across the Life Cycle






Cybersecurity practice





Purpose and Scope





Activities



https://csrc.nist.gov/Projects/hardware-security

Hardware Security





Overview

News & Updates

Publications

Overview

Proposed Activities | Previous and Current Activities | Contact Us

Semiconductor-based hardware is the foundation of modern-day electronics. Electronics are ubiquitous in our daily lives: from smartphones, computers, and telecommunication to transportation and critical infrastructure like power grids and waterways. The semiconductor

Proposed Activities

NIST's Hardware Security Program is planning on performing the following activities grouped by topic area: Hardware Development Lifecycle, Metrology, Hardware/Silicon Testing, Vulnerability Management, and Standards.

+ expand all

Hardware Development Lifecycle

Metrology

Hardware/Silicon Testing

Vulnerability Management

Standards

Previous and Current Activities

For over a decade, NIST's Hardware-Enabled Security program has been exploring security techniques and technologies that can improve platform security and data protection for cloud data centers, edge computing, and other use cases and environments. Publications resulting from this work include the following.

+ expand all

Validating the Integrity of Computing Devices

Trusted Cloud

Hardware-Enabled Security

BIOS Security


CHIPS Intro



\$39 billion for manufacturing

Two component programs:


- Attract largescale investments in advanced technologies such as leading-edge logic and memory
- Incentivize expansion
 of manufacturing capacity
 for mature and other types of
 semiconductors



Plus CHIPS initiatives from other agencies, including DOD, State, NSF, and Treasury

Workforce development

Collaboration with the Community to Develop Guidance and Practical Implementations to Support Industry Needs



Objective of NIST's Workshop on Cybersecurity





- Convene semiconductor security experts from industry, academia, and government
- Gather input to inform NIST strategic planning
- Leverage cybersecurity expertise
- Collaborate to prioritize:
 - Research activities
 - Approaches to advance standards, guidance and example implementations

Road ahead



NIST workshop report

What we heard

- Strengthen semiconductor manufacturing through development and adoption of NIST Cybersecurity Framework (CSF) 2.0 community profile for semiconductor manufacturing with the community (e.g., SEMI, SIA, Government, Academia, etc.)
- Investigate and leverage existing standards and best practices for developing a Cybersecurity Framework for Semiconductors covering the full lifecycle in collaboration with the community to include a strategy, roadmap and appropriate recommendations focusing on the semiconductor supply chain traceability and provenance
- Research and formulate practical cybersecurity measurements and metrics for semiconductor to inform verification and testing of the countermeasures

Continue our engagement

• Request for stakeholder participation as we kick initiatives

Feedback/Suggestions/Ideas: hwsec@nist.gov



Q&A






@NISTcyber



Mhwsec@nist.gov

Appendix: The Grand Challenges





Metrology Grand Challenges

- 1. GC1: Metrology for Materials Purity, Properties, and Provenance
- 2. GC2: Advanced Metrology for Future Microelectronics Manufacturing
- 3. GC3: Enabling Metrology for Integrating Components in Advanced Packaging
- 4. GC4 : Modeling and Simulating Semiconductor Materials, Designs, and Components
- **5. GC5**: Modeling and Simulating Semiconductor Manufacturing Processes
- GC6: Standardizing New Materials, Processes, and Equipment for Microelectronics
- GC7: Metrology to Enhance Security and Provenance of Microelectronic based Components and Products