From: maro@isl.ntt.co.jp
To: AESFirstRound@nist.gov
Subject: Optimized Software Implementations of E2
Date: Fri, 16 Apr 1999 00:03:55 JST
Sender: maro@sucaba.isl.ntt.co.jp
Dear AES Candidate Comments Secretariat,
I submit the report titled
Optimized Software Implementations of E2
using PostScript. The file is generated with gzip and uuencode. If you cannot print the file, I will help you.

Best regards,
/ NTT Laboratories
/ AOKI, Kazumaro
/ E-mail: maro@isl.ntt.co.jp

# Optimized Software Implementations of $\boldsymbol{E} 2^{\star \star \star}$ 

Kazumaro Aoki ${ }^{\star \star \star}$ and Hiroki Ueda ${ }^{\dagger}$<br>NTT Laboratories ${ }^{\ddagger}$


#### Abstract

This paper describes many techniques for optimizing software implementations of $E 2$ on various platforms. It is relatively easy to implement a byte-oriented cipher such as $E 2$ on an 8 -bit processor, but it is difficult to implement it efficiently on a 32 -bit processor or a 64 -bit processor. In particular, this paper shows several optimization techniques for SPN (Substitution-Permutation Network) on 32- or 64bit processors. They are also applicable to other byte-oriented ciphers. As a result, $E 2$ achieves the encryption speeds of $100.5 \mathrm{~kb} / \mathrm{s}, 68.3 \mathrm{Mb} / \mathrm{s}$, $162.3 \mathrm{Mb} / \mathrm{s}$, and $130.8 \mathrm{Mb} / \mathrm{s}$ for $\mathrm{H} 8 / 300(5 \mathrm{MHz})$, Pentium Pro $(200 \mathrm{MHz})$, Pentium II $(450 \mathrm{MHz})$, and $21164 \mathrm{~A}(600 \mathrm{MHz})$.


Keywords. E2, SPN, optimization, 32-bit processor, 64-bit processor, inverse

## 1 Introduction

NTT submitted $\boldsymbol{E} 2$ [N98a, N98b] as an AES candidate in response to the call issued by NIST in 1997 [U97]. $\boldsymbol{E} 2$ is a byte-oriented ${ }^{6}$ cipher, and was designed to be fast on 8 -bit processors as well as 32 -bit processors, which are current standards, and 64 -bit processors, which are considered to be the next generation standard. Since $\boldsymbol{E} 2$ is byte-oriented, it is not obvious how to implement $\boldsymbol{E} 2$ efficiently on 32 - or 64 -bit processors.

This paper describes some techniques for optimizing software implementations of $\boldsymbol{E} 2$ on such processors. Optimization techniques are introduced for each part of $\boldsymbol{E} 2$. In particular, the optimization techniques for SPN (SubstitutionPermutation Network) on a 32- or 64 -bit processor are applicable to other byteoriented ciphers as well.

## 2 Specification of $\boldsymbol{E} 2$

Figure 1 shows the outline of the $\boldsymbol{E} 2$ encryption process. $\boldsymbol{E} 2$ has a 12-round Feistel structure with a preprocess, $I T$-Function, and a postprocess, $F T$-Function.

[^0]The decryption process is the same as the encryption process except for the order of the subkeys. Figure 2 outlines $F$-Function. $F$-Function consists of $S$ Functions, $P$-Function, and $B R L$-Function.

Refer to [N98a] for details of the specification and notations.

## 3 Optimization of Each Part of E2

Several optimization techniques were shown in [N98b]. However, this paper shows all known techniques including those described in [N98b].

### 3.1 Setup

### 3.1.1 $\boldsymbol{f}\left(\boldsymbol{v}_{-1}\right)$

In the $\boldsymbol{E} 2$ key scheduling part, $G$-Function shown in Fig. 4 is computed 9 times. In the first computation of $G$-Function, $f\left(v_{-1}\right)$ can be calculated in the setup stage, since $U=v_{-1}$ holds and $v_{-1}$ is a constant defined in the specification.

### 3.1.2 128- and 192-bit Key

When the key is 128 - or 192 -bits long, $\boldsymbol{E} 2$ performs the same key scheduling tasks as in the case of the 256 -bit key after padding the shorter keys with some constant values. Thus, $f$-Function which depends on only constants can be calculated in the setup stage. 18 or $9 f$-Functions can be calculated for 128 - or 192-bit keys, respectively, in the setup stage.

### 3.1.3 Inverse

The operation $\oslash$ in $F T$-Function requires an inverse in $\bmod 2^{32}$. This depends only on the key, i.e., it does not depend on plaintexts. Thus, the inverse can be calculated in the setup stage.

An inverse can be calculated by using the extended Euclidean algorithm. However, the extended binary GCD (ex., in [K97, Algorithm Y in p.646] and in [HKQ99, Figure 1 in p.101(p.7)]: the latter is optimized for $\bmod 2^{n}$ ) and Hensel lifting (ex., in [DK91, Modular-Inverse algorithm in pp.235-236]) are more effective on a variety of platforms since the modulus has a special form.

Moreover, the Hensel lifting quadratic version proposed by Zassenhaus [Z69] is quite effective if the platform can use an effective 32-bit multiplier. We used Zassenhaus' algorithm to create Algorithm 1 for calculating inverses. It is useful for general processors whose word lengths are longer than 32 bits.

### 3.2 Encryption Process

### 3.2.1 $S$-Function

$S$-Function in $F$-Function consists of $8 s$-boxes whose input and output lengths are 8 bits. Figure 2 shows that $8 s$-boxes can be calculated in parallel. Preparing the table $(x, y) \mapsto(s(x), s(y))$ halves the number of memory references. This


Fig. 1. Encryption process


Fig. 2. F-Function


Fig. 3. $B P$-Function and $B P^{-1}$-Function
technique requires as much as 128 KB memory for the table, however, it is effective in the following cases.

1. The table can be stored in fast memory such as the 1 st cache.
2. The 1st cache is hard to control such as in Java.

Referring to each $s$-box table is preferred if the size of the 1st cache is less than 128 KB . Note that recent processors can cause a penalty when data that are not aligned on word boundary are accessed. For example, prepare table


Fig. 4. $G$-Function

Algorithm 1. Calculation of $y=x^{-1} \bmod 2^{2^{n}}$. Let $a$ and $b$ be temporary variables, and $[z]$ be Gauss' symbol (which denotes maximum integer which does not exceed $z$ ), and the bit lengths of $x, y, a$, and $b$ be $2^{n}$.
Step 1: Input $x$. ( $x$ is assumed as an odd integer.)
Step 2: Do the initial process as follows.

1. $b:=\left[\frac{x}{2}\right]$
2. $a:=$ least significant bit of $b$
3. $b:=\left[\frac{a x+b}{2}\right]$
4. $y:=$ least significant 2 bits of $x$

Step 3: Do the following for $i=1,2, \ldots, n-1$.

1. $a:=-b y$
2. $b:=\left[\frac{b+a x}{2^{2^{i}}}\right]$
3. $y:=y+a \times 2^{2^{i}}$

Step 4: Output $y$.
$x \mapsto(0,0,0, s(x))$ for a 32 -bit processor instead of a simple 256 byte $s$-box table. Moreover, preparing the tables

$$
\begin{align*}
& x \mapsto(0,0,0, s(x)) \\
& x \mapsto(0,0, s(x), 0)  \tag{1}\\
& x \mapsto(0, s(x), 0,0) \\
& x \mapsto(s(x), 0,0,0)
\end{align*}
$$

eliminates the data position adjustment processes. However, we should ensure that the size of these tables does not exceed the size of the 1st cache.

### 3.2.2 $\quad B P$-Function

$B P$-Function shown in Fig. 3 changes the order of bytes in $I T$-Function. A 32bit or a 64 -bit processor requires a large number of instructions if $B P$-Function is implemented in a straightforward manner since the number of instructions needed to handle byte operations is very large. Considering the processors requirements, we usually divide the input of $F$-Function into bytes for $s$-box input as described in Sect. 3.2.1. Thus, it is not necessary to follow the specification in terms of the byte order of an $F$-Function input, because no additional costs are incurred even if the byte-order is changed. When 16 bytes are divided into 2 eight bytes for input to the Feistel structure, we should efficiently extract 2 sets of 8 bytes which are outputs of $B P$-Function, which are left or right halves defined in the specification, and put them into registers. Since $F$-Function requires byte operations, the transformed $F$-Function which differs only in input byte order is not slower than the original $F$-Function.

To achieve this purpose, if we change the byte order

$$
01234567 \text { 89ABCDEF } \mapsto 05 \mathrm{AF} 49 \mathrm{E} 3 \text { 8D27C16B }
$$

into

$$
01234567 \text { 89ABCDEF } \mapsto 09 \mathrm{~A} 345 \mathrm{EF} \text { 812BCD67, }
$$

then the number of masking operations etc. is reduced to about a half. Note that each letter represents 1 byte.

To get the correct ciphertext as defined in the specification, apply a similar technique to $B P^{-1}$-Function in $F T$-Function.

### 3.2.3 BRL-Function

$B R L$-Function is at the end of $F$-Function. If $B R L$-Function and $S$-Function are calculated at the same time, no time is required for $B R L$-Function. That is, we should put the output bytes from $s$-boxes into the correct positions considering the effect of $B R L$-Function using (1), when bytes are changed to words.

### 3.2.4 $\quad P$-Function

$P$-Function, which realizes linear transformation layer in $F$-Function, is represented as multiplication using an $8 \times 8$ matrix. If we consider the operation unit as a byte, the calculation requires 36 XORs, however, if we follow Fig. 2, only 16 XORs are required.

Algorithm 2 requires only 4 cycles if the algorithm is implemented on recent processors which offer pipelining, parallel execution, and 32-bit rotation. The byte order of the output does not match the specification, however, suitable coding may prevent a speed decrease, since each $s$-box is processed individually in $S$-Function.

Algorithm 2. Calculation of $Z^{\prime}=P(Z)$. Let $\mathrm{RL}_{b}(X)$ mean $b$-byte left rotation of $X$.
Step 1: Input $(H, L)=\left(\left(z_{1}, z_{2}, z_{3}, z_{4}\right),\left(z_{5}, z_{6}, z_{7}, z_{8}\right)\right)$.
Step 2: Do the operations as the following order.

| cycle | Operation | order of $H$ order of $L$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $L:=H \oplus L$ | 1234 | 5678 |
| 1 | $H:=\mathrm{RL}_{2}(H)$ | 3412 | 5678 |
| 2 | $H:=H \oplus L$ | 3412 | 5678 |
| 2 | $L:=\mathrm{RL}_{3}(L)$ | 3412 | 8567 |
| 3 | $L:=H \oplus L$ | 3412 | 8567 |
| 3 | $H:=\mathrm{RL}_{1}(H)$ | 4123 | 8567 |
| 4 | $H:=H \oplus L$ | 4123 | 8567 |



### 3.2.5 Substitution and Permutation

This section uses the notation

$$
s b_{1} b_{2} \cdots b_{n}: x \mapsto\left(b_{1} s(x), b_{2} s(x), \ldots, b_{n} s(x)\right),
$$

where $b_{i} \in\{0,1\}$. For example, $s 0010$ means $x \mapsto(0,0, s(x), 0)$.
The substitution and the permutation in $F$-Function of $\boldsymbol{E} 2$ is represented as

$$
{ }^{T}\left[z_{1}^{\prime} z_{2}^{\prime} \cdots z_{8}^{\prime}\right]=P^{T}\left[s\left(x_{1}^{\prime}\right) s\left(x_{2}^{\prime}\right) \cdots s\left(x_{8}^{\prime}\right)\right]
$$

using the matrix

$$
P=\left[\begin{array}{llllllll}
0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\
1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 \\
1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 \\
1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \\
1 & 0 & 1 & 1 & 1 & 0 & 0 & 1
\end{array}\right],
$$

where $x_{i}^{\prime}$ is the XORed value of $x_{i}$ and $K^{(1)}$ in Fig. 2, and the superscript $T$ means matrix transposition.

Rijmen et al. proposed an effective implementation of the substitution and permutation in SHARK $\left[\mathrm{RDP}^{+} 96\right]$. This section studies the implementation of substitution and permutation for 64 - and 32 -bit processors based on the implementation of SHARK.

64-bit processor Using the implementation technique of SHARK directly means that tables

$$
\begin{aligned}
& s 01111101, s 10111110, s 11010111, s 11101011 \text {, } \\
& s 10111001, s 11011100, s 11100110, s 01110011
\end{aligned}
$$

are required. The computation cost of this technique is summarized as follows.

| Required memory | 16 KB |
| :--- | ---: |
| Number of table references | 8 |
| Number of XORs | 7 |

When the size of the 1 st cache is less than $16 \mathrm{~KB}, 8$ tables described above may be generated from just $s 11111111$ using masks. This case is summarized as follows.

| Required memory | 2 KB |
| :--- | ---: |
| Number of table references | 8 |
| Number of masks | 8 |
| Number of XORs | 7 |

32-bit processor The previous section describing the implementation for 64-bit processors only discussed the implementation of $P(S(\cdot))$, since no effective implementation of $B R L(S(\cdot))$ has been found. This section considers the memory required for implementing the 2nd non-linear layer (substitution) in $F$-Function on a 32-bit processor, which causes good results.

Suppose that tables

$$
s 1000, s 0100, s 0010, s 0001
$$

as described in Sect. 3.2.1 are prepared for implementing the 2nd non-linear layer. They occupy a total of 4KB. Note that for time complexity we consider only $P(S(\cdot))$; we do not consider the 2 nd non-linear layer.

Following the SHARK implementation technique directly, similarly to the case of 64 -bit processors, tables

$$
\begin{aligned}
& s 0111, s 1011, s 1101, s 1110 \\
& s 0011, s 1001, s 1100, s 0110 \\
& s 1000, s 0100, s 0010, s 0001
\end{aligned}
$$

are required for 32 -bit processors. This case is summarized as follows.

| Required memory | 12 KB |
| :--- | ---: |
| Number of table references | 16 |
| Number of XORs | 14 |

If 4 bytes are stored in a 32 -bit register in any order, the speed is the same, since the implemented process unit is a byte as described in Sect. 3.2.1. For example, changing the order of calculation as follows:

$$
\left[\begin{array}{l}
z_{1}^{\prime} \\
z_{8}^{\prime} \\
z_{5}^{\prime} \\
z_{4}^{\prime} \\
z_{7}^{\prime} \\
z_{2}^{\prime} \\
z_{3}^{\prime} \\
z_{6}^{\prime}
\end{array}\right]=\left[\begin{array}{llll|llll}
0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\
1 & 1 & 0 & 1 & 1 & 1 & 1 & 0
\end{array}\right]
$$

means that tables

$$
\begin{aligned}
& s 0111, s 1011, s 1101, s 1110, s 0101, s 1111 \text {, } \\
& s 1000, s 0100, s 0010, s 0001
\end{aligned}
$$

are required, and memory references and XOR operations of high and low words corresponding to $z_{1}, z_{2}, z_{3}, z_{4}$ are the same. This improved case is summarized as follows.

| Required memory | 10 KB |
| :--- | ---: |
| Number of table references | 12 |
| Number of XORs | 11 |

Consider the case that required memory exceeds the size of the cache or the case that the latency ${ }^{7}$ of memory references is problematic. For example, if we change the order of calculation to
$\left[\begin{array}{l}z_{1}^{\prime} \\ z_{2}^{\prime} \\ z_{4}^{\prime} \\ z_{3}^{\prime} \\ z_{7}^{\prime} \\ z_{8}^{\prime} \\ z_{6}^{\prime} \\ z_{5}^{\prime}\end{array}\right]=\left[\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 \\ \hline 0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \\ 1 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\ 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0\end{array}\right]\left[\begin{array}{l}z_{1} \\ z_{2} \\ z_{3} \\ z_{4} \\ z_{5} \\ z_{6} \\ z_{7} \\ z_{8}\end{array}\right]$
and prepare tables

$$
\begin{aligned}
& s 0111, s 1011, s 1101, s 1110 \\
& s 1000, s 0100, s 0010, s 0001
\end{aligned}
$$

[^1]memory references corresponding to $z_{5}, z_{6}, z_{7}, z_{8}$ are directly used for $z_{1}^{\prime}, z_{2}^{\prime}, z_{4}^{\prime}$, $z_{3}^{\prime}$, and $z_{7}^{\prime}, z_{8}^{\prime}, z_{6}^{\prime}, z_{5}^{\prime}$ are calculated as right 1 byte, right 2 bytes, left 1 byte, and left 2 bytes logical shifted from $z_{1}^{\prime}, z_{2}^{\prime}, z_{4}^{\prime}, z_{3}^{\prime}$, respectively. This case is summarized as follows.

| Required memory | 8 KB |
| :--- | ---: |
| Number of table references | 8 |
| Number of XORs | 11 |
| Number of shifts | 4 |

$P$-Function of $\boldsymbol{E} 2$ has an interesting property. First, we change the order of the calculations to

$$
\left[\begin{array}{l}
z_{1}^{\prime} \\
z_{2}^{\prime} \\
z_{3}^{\prime} \\
z_{4}^{\prime} \\
z_{7}^{\prime} \\
z_{8}^{\prime} \\
z_{5}^{\prime} \\
z_{6}^{\prime}
\end{array}\right]=\left[\begin{array}{lllllllll}
0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\
1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 \\
1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \\
1 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 \\
1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 1 & 1 & 0
\end{array}\right]\left[\begin{array}{l}
z_{1} \\
z_{2} \\
z_{3} \\
z_{4} \\
z_{5} \\
z_{6} \\
z_{7} \\
z_{8}
\end{array}\right] .
$$

We focus on the top right and bottom right submatrices:

$$
Q_{U}=\left[\begin{array}{llll}
1 & 1 & 1 & 0 \\
0 & 1 & 1 & 1 \\
1 & 0 & 1 & 1 \\
1 & 1 & 0 & 1
\end{array}\right], Q_{D}=\left[\begin{array}{llll}
0 & 0 & 1 & 1 \\
1 & 0 & 0 & 1 \\
1 & 1 & 0 & 0 \\
0 & 1 & 1 & 0
\end{array}\right]
$$

Letting $\mathrm{SD}_{b}(X)$ be $b$-byte down-shift of $X$, and $\mathrm{SU}_{b}(X)$ be $b$-byte up-shift of $X$ yields

$$
\begin{aligned}
Q_{U} \oplus Q_{D} & =\left[\begin{array}{llll}
1 & 1 & 0 & 1 \\
1 & 1 & 1 & 0 \\
0 & 1 & 1 & 1 \\
1 & 0 & 1 & 1
\end{array}\right] \\
& =\operatorname{SD}_{1}\left(Q_{U}\right) \oplus \operatorname{SU}_{3}\left(Q_{U}\right)
\end{aligned}
$$

This means that we can calculate $P(S(\cdot))$ using tables

$$
\begin{aligned}
& s 0111, s 1011, s 1101, s 1110 \\
& s 1000, s 0100, s 0010, s 0001
\end{aligned}
$$

This case is summarized as follows.

| Required memory | 8 KB |
| :--- | ---: |
| Number of table references | 8 |
| Number of XORs | 9 |
| Number of shifts | 2 |

If the rotation is available, we can reduce the computation cost to

| Required memory | 8 KB |
| :--- | ---: |
| Number of table references | 8 |
| Number of XORs | 8 |
| Number of rotations | 1 |

## 4 Implementation Results

We optimized $\boldsymbol{E} 2$ implementations for several processors. Table 1 shows the results for the key scheduling part, and Table 2 shows the results for data randomizing part.

To achieve high performance on recent processors, it is important to consider instruction scheduling as well as decreasing the number of instructions. We achieved 2.45 [ $\mu \mathrm{ops} /$ cycle] parallel execution on a Pentium II and 1.73 [instructions/cycle] parallel execution on an Alpha processor (average values) using the implementations described in Table 2. We think that these implementations realize parallel execution efficiently.

Table 1. Key Scheduling Part

| Processor | Key length <br> (bits) | Speed <br> (cycles/key) |
| :--- | :---: | :---: |
| Pentium Pro |  |  |
|  | 128 | 1868 |
|  | 192 | 2031 |
| ${\text { Pentium } \mathrm{II}^{b}}^{2}$ | 256 | 2294 |
| $\mathrm{H} 8 / 300^{c}$ | 128 | 1804 |
|  | 192 | 1991 |
|  | 256 | 2228 |

${ }^{a}$ IBM PC/AT compatible, Pentium Pro(200MHz), 64MB RAM, MSWindows95, Microsoft Visual C++ 5.0 Enterprise Edition
${ }^{b}$ IBM PC/AT compatible, Pentium II ( 450 MHz ) , 256 MB RAM, MS-
Windows95, Microsoft Visual C++ 5.0 Enterprise Edition
${ }^{c} \mathrm{H} 8 / 300(5 \mathrm{MHz})$ emulator on FreeBSD, assembly

## 5 Conclusion

We analyzed each part of $\boldsymbol{E} 2$ and studied how to implement them efficiently on various platforms. As a result, we achieved faster implementation on 32bit processors, which are the current standard, and a 64 -bit processor, which is

Table 2. Data Randomizing Part

|  | Speed <br> Processor |  |
| :--- | ---: | ---: |
| (cycles/block) | (bits/second) |  |
| Pentium Pro $^{a}$ | 375 | 68.3 M |
| ${\text { Pentium } \mathrm{II}^{b}}$ | 355 | 162.3 M |
| Java VM $^{c}$ | 2370 | 10.8 M |
| Java VM $^{d}$ | 28800 | 0.9 M |
| Alpha $^{e}$ | 587 | 130.8 M |
| H8/300 |  |  |


${ }^{b}$ IBM PC/AT compatible, Pentium II ( 450 MHz ), 256 MB RAM, assembly
${ }^{c}$ IBM PC/AT compatible, Pentium Pro( 200 MHz ), 64MB RAM, JDK 1.1.6 with JIT
${ }^{d}$ IBM PC/AT compatible, Pentium $\operatorname{Pro}(200 \mathrm{MHz})$, 64 MB RAM, JDK 1.1.6 without JIT
${ }^{e}$ Alpha AXP 21164A ( 600 MHz ), 8MB 3rd cache, 256MB RAM, Digital Unix 4.0, assembly
${ }^{f} \mathrm{H} 8 / 300(5 \mathrm{MHz})$ emulator on FreeBSD, assembly
considered to be the next generation standard, even though $\boldsymbol{E} 2$ is a byte-oriented cipher.

NTT will continue to optimize $\boldsymbol{E} 2$ implementation. The latest implementation results are available at http://info.isl.ntt.co.jp/e2/.

## References

[DK91] S. R. Dussé and B. S. Kaliski Jr. A Cryptographic Library for the Motorola DSP56000. In I. B. Damgård, editor, Advances in Cryptology - EUROCRYPT'90, Volume 473 of Lecture Notes in Computer Science, pp. 230-244. Springer-Verlag, Berlin, Heidelberg, New York, 1991.
[HKQ99] G. Hachez, F. Koeune, and J.-J. Quisquater. cAESar results: Implementation of Four AES Candidates on Two Smart Cards. In Second Advanced Encryption Standard Candidate Conference, pp. 95-108, Hotel Quirinale, Rome, Italy, 1999. Information Technology Laboratory, National Institute of Standards and Technology.
[K97] D. E. Knuth. Seminumerical Algorithms, Volume 2 of The Art of Computer Programming. Addison Wesley, third edition, 1997.
[N98a] Nippon Telegraph and Telephone Corporation. Specification of E2 - a 128-bit Block Cipher, 1998. (http://info.isl.ntt.co.jp/e2/).
[N98b] Nippon Telegraph and Telephone Corporation. Supporting Document on E2, 1998. (http://info.isl.ntt.co.jp/e2/).
$\left[\mathrm{RDP}^{+} 96\right]$ V. Rijmen, J. Daemen, B. Preneel, A. Bosselaers, and E. De Win. The Cipher SHARK. In D. Gollmann, editor, Fast Software Encryption - Third

International Workshop, Volume 1039 of Lecture Notes in Computer Science, pp. 99-111. Springer-Verlag, Berlin, Heidelberg, New York, 1996. U.S. Department of Commerce, National Institute of Standards and Technology. Announcing Request for Candidate Algorithm Nominations for the Advanced Encryption Standard (AES), 1997. Federal Register: Volume 62, Number 177, pp.48051-48058, (http://csrc.nist.gov/encryption/aes/ aes-9709.htm).
[Z69] H. Zassenhaus. On Hensel Factorization, I. Journal of number theory, Vol. 1, pp. 291-311, 1969.

## Appendix: Implementation for Low Memory Environment

$\boldsymbol{E} 2$ can be implemented even in low memory environments such as low-end smart cards where not all subkeys can be stored in RAM. In this case, each subkey should be generated on-the-fly by calling the key scheduling part several times during the data randomizing.

First, we estimate the required RAM size by the implementation for 128-bit key. The minimum required RAM size is 56 bytes: 16 bytes for a plaintext or ciphertext we call ' PC area,' 16 bytes for a master key we call ' M area,' and 24 bytes for subkey generation we call 'SG area.' The PC area is also used for storing the intermediate data in data randomizing part, and the SG area is also used for storing the working data required for computing $F-, I T$-, and $F T$-Functions ${ }^{8}$.

Second, we estimate how many times key scheduling calls are required. Let $A$ be the available RAM size. Because $\boldsymbol{E} 2$ requires sixteen 16 bytes for subkeys generation, the implementation requires $\left[16 /\left\lfloor\frac{A-56}{16}\right\rfloor\right\rfloor$ key scheduling calls. We summarize the results in Table 3.

Table 3. Number of key scheduling calls required for encryption

| Available RAM (bytes) | $\geq 72$ | $\geq 88$ | $\geq 104$ | $\geq 120$ | $\geq 152$ | $\geq 184$ | $\geq 312$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# of calls | 16 | 8 | 6 | 4 | 3 | 2 | 1 |

This article was processed using the $\mathrm{IAT}_{\mathrm{E}} \mathrm{X}$ macro package with LLNCS style

[^2]
[^0]:    * Manuscript revised March 31, 1999
    ** Manuscript revised April 15, 1999
    *** Email: maro@isl.ntt.co.jp
    $\dagger$ Email: ueda@isl.ntt.co.jp
    $\ddagger$ 1-1 Hikarinooka, Yokosuka-shi, Kanagawa-ken, 239-0847 Japan
    ${ }^{6}$ In this paper 1 byte is defined as 8 bits.

[^1]:    ${ }^{7}$ Cycles after issuing an instruction before being able to access the result.

[^2]:    ${ }^{8}$ Moreover, because some intermediate values required by key scheduling depend on constant values, the intermediate values can be computed before coding as stated in Sect. 3.1.2. These 144 bytes can be stored in ROM.

