Cryptographic Accelerator

Official websites do not use .rip
We are an unofficial archive, replace .rip by .gov in the URL to access the official website. Access our document index here.

We are building a provable archive!
A lock ( Dot gov ) or https:// don't prove our archive is authentic, only that you securely accessed it. Note that we are working to fix that :)

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

Definition(s):

A specialized separate coprocessor chip from the main processing unit where cryptographic tasks are offloaded to for performance benefits.
Source(s):
NISTIR 8320

Glossary Comments

Comments about specific definitions should be sent to the authors of the linked Source publication. For NIST publications, an email is usually found within the document.

Comments about the glossary's presentation and functionality should be sent to secglossary@nist.gov.

See NISTIR 7298 Rev. 3 for additional details.