

# Lessons Learned from Designing a 65 nm ASIC for Third Round SHA-3 Candidates

Frank K. Gürkaynak, Kris Gaj, Beat Muheim, Ekawat Homsirikamol, Christoph Keller, Marcin Rogawski, Hubert Kaeslin, Jens-Peter Kaps

ETH Zurich - George Mason University

22-23 March 2012

## Present comparative ASIC performance results on all SHA-3 third round candidates

#### Assumptions

- We make no claims about the cryptographic security
- Authors' recommendations for SHA-2-256 equivalent security have been followed.

Microelectronics Design Center



< (7) >

## Background

Timeline	
earlier	GMU releases ATHENa, a database for FPGA results ETH publishes a study on 2nd round candidates
May 2011	Quo Vadis 2011 Wokshop in Warsaw Start of collaboration
Jun 2011	Start of project
Aug 2011	Common interface, all cores (ETH Zurich-GMU) compatible
Oct 2011	Tape-out
Dec 2011	Production problem with $I/O$ transistors
Feb 2012	Measured 5 ASICs from first batch

Microelectronics Design Center



< @ >

# Two Groups, Two Different Approaches

Development was mostly independent. Groups did not compete for performance goals. All ASIC development by ETH Zurich

#### George Mason University

- Academic approach
- Optimized for maximum: **Throughput per Area**
- Taken VHDL codes from extensive architecture evaluations for FPGAs


#### ETH Zurich

- Quasi industrial approach
- Specific throughput target: 2.488 Gbit/s
- Selected smallest design for the throughput
- Deliberately tried to increase architectural diversity



< @ →

# One ASIC, Many Cores




#### A common I/O interface for all cores

- LFSR based input assembles random input message
- FinalBlock signal tells that current message block is last
- Last message block is padded (fixed padding length)
- All inputs applied parallel, 1088 bits for Keccak, 512 for others
- Multiplexer selects 16-bits out of 256 output bits



# SHABZIGER: Our ASIC with all SHA-3 Candidates



- Techology
  UMCLL65nm
- Supply 1.2V VDD
- Metallization 8-Metal
- Package
  56pin QFN56
- Total Size
  1.825mm ×
  1.825mm
- Area Unit 1 GE=1.44µm<sup>2</sup>

**=**1'

< 🗇 >

Zurich

## Main Problem

### EDA tools are designed for industry requirements


- Circuit has to function to specification even in worst conditions. Constraints are defined to ensure this.
- Tools are not designed to see how much better (faster/smaller) a specific circuit can be made.

#### In general, Academia is interested in limits

- Performance numbers are needed to show how we compare against others.
- It is not easy to get **fair** numbers from Industrial tools.
- Constraints are mis-used to **squeeze out** more performance.




# The Design Flow



Microelectronics Design Center



# The Verification Flow



Microelectronics Design Center



# **Reporting Performance: Area**

How much silicon area is used by the circuit

- Area is reported in Gate Equivalents (GE).
- For the UMC65 technology and the standard cell library used

 $1\,\text{GE}{=}1.44\mu\text{m}^2$ 

Includes overhead for clock trees, scan chains, reset circuitry.

#### Area in Gate Equivalents is not very accurate

The rectangular area in which the circuit could be manufactured will be more than the specified area. There is additional:

- Overhead for power
- Overhead for routability
- Overhead for signal integrity

These depend on the circuit and its operating conditions .



# Reporting Performance: Time, Speed, Throughput

#### Finding the correct unit


- Clock period [ns]
  All EDA tools constrain the speed by specifying the clock period. The main constraint for speed in a digital circuit.
- Throughput [Gbit/s]
  - When comparing different architectures clock period is not representative.
  - Throughput tells us how much data is processed per unit time.
  - In this work, long message hashing performance is used.

#### Time per data item [ns/bit]

- Throughput is related to the clock period by  $\frac{1}{Clock \ Period}$ .
- For AT (Area-Time) plots, one axis must be time.
- The [cycles/byte] commonly used for software performance is a similar *time per data item* unit.




# The AT plot



Microelectronics Design Center



# **Synthesis Results**



**J**II Zurich

< @ >


# The Story of Wireload Models

### Wireload models reflect the routing overhead of the circuit

- For modern technologies parasitic effect from routing are a major contributor to overall delay.
- For synthesis, wireload models approximate this contribution
  - The parasitic effects of a net are modeled to be proportional to the number of connections on a net, and the size of the circuit
  - A look-up table is consulted to obtain the values
- All standard cell libraries have a **default** model.
- Each circuit is different, will require a different wireload.
- Once there is a placement and routing solution, the specific wireload for the circuit can be extracted.
- Subsequent synthesis runs will be more accurate.



## Synthesis Results with Extracted Wireload



Microelectronics Design Center

Zurich

# **Obtaining Postlayout Results**


## Using Multi-Mode Multi-Corner constraints

- All blocks are synthetized separately.
- During the backend, all circuits are placed and routed at once
- For each circuit, a separate mode is defined (17 in total)
  - At any time, only one core is active
  - Constraints specified individually for each core
  - SoC Encounter is able to optimize for all modes simultaneously
- Due to parasitic effects, constraints are relaxed for P&R.
  - Post layout results are slower, constraints relaxed
  - All circuits are optimized at the same time There is one set of constraints
  - Backend affects each circuit differently
  - Used several runs to find an acceptable solution



< @ →

## **Postlayout Results**




Microelectronics Design Center



< @ >

## Postlayout Results: GMU and ETH Zurich



Microelectronics Design Center

< @ >

**Zurich** 

# **Reporting Performance: Power, Energy**

#### We are interested in Energy, not Power

•  $Energy/bit = \frac{Power}{Throughput}$  [pJ/bit]


 Energy per data item is a good indicator of implementation efficiency.

#### Measurement Results

- The dummy mode is used to determine the overhead of the I/O circuitry (and static power consumption).
- The dynamic power is measured for different clock frequencies.
- The I/O (dummy) power is subtracted from the measurement.
- Power is determined as a function of the clock rate. [mW/MHz]
- Energy per bit is derived from this number.
- All numbers for nominal VDD = 1.2V.



# Normalized Energy/bit, Measurement vs Estimation




Microelectronics Design Center

20 / 31



# Throughput/Area, Measurement vs Estimation



Microelectronics Design Center



# Concluding Remarks (I)

### SHA-2

- Very efficient in hardware
- By far the smallest
- Algorithm has been around longer, perhaps reason for more optimized implementations

## BLAKE

- Compact, easy to implement
- Allows good scalability
- Not the fastest



# Concluding Remarks (II)

#### Grøstl

- Best scalability (Speed/Area tradeoff)
- Low throughput per area
- Cumbersome for hardware

## JH

- Consistently ranks in the middle
- So far, unable to find good scaling options
- All modes use identical hardware



# **Concluding Remarks (III)**

#### Keccak

- Hands down fastest algorithm
- Large block size, and small latency key to speed
- Not very good Area/Speed trade-off

#### Skein

- Low throughput per area
- Interesting hardware trade-offs due to adder
- Longer combinational delay per clock cycle, perhaps reason for better match between expectation and measurement.



## **Lessons Learned**

- Synthesis results can be far from actual performance Differences of more than 50% possible.
- Measurement on ASIC is the proof of implementation Actual design will also suffer from practical constraints
- Industrial EDA tools are not for best performance
  Industrial tools are based on fulfilling constraints. Academic research tries to misuse these constraints to find the best performance. It is not a very good approach, lacks system.
- Different implementations should be compared The complex EDA chain makes it very difficult to determine performance with absolute certainty. Seemingly inconsequential differences can have profound effects.



## Thank you...



Microelectronics Design Center

26 / 31

Department of Information Technology and Electrical Engineering



# All sources and scripts: http://www.iis.ee.ethz.ch/~sha3

Microelectronics Design Center

27 / 31

Department of Information Technology and Electrical Engineering



## Post Layout Results: Speed, Typical Case

Alg.	Block Size [bits]	Impl.	<b>Area</b> (FFs) [kGE]	Max. Clk [MHz]	<b>Tput</b> [Gbit/s]	<b>TpA</b> [kbit/s·GE]
SHA-2	512	ETHZ	24.30 (29%)	516.00	3.943	162.255
		GMU	25.14 (35%)	870.32	6.855	272.691
BLAKE	512	ETHZ	39.96 (26%)	344.12	3.091	77.347
		GMU	43.02 (34%)	436.30	7.703	179.039
Grøstl	512	ETHZ	69.39 (17%)	460.83	2.913	41.977
_ ,		GMU	160.28 (9%)	757.58	18.470	115.239
JΗ	512	ETHZ	46.79 (27%)	558.97	6.814	145.626
		GMU	54.35 (31%)	947.87	11.286	207.655
Keccak	1088	ETHZ	46.31 (25%)	786.16	35.639	769.550
recount		GMU	80.65 (19%)	920.81	41.743	517.587
Skein	512	ETHZ	71.87 (19%)	564.33	3.141	43.697
		GMU	71.90 (22%)	312.11	8.411	116.977

Microelectronics Design Center



## Measurement Results: Speed, Average of 5 ASICs

Alg.	Block Size [bits]	Impl.	<b>Area</b> (FFs) [kGE]	Max. Clk [MHz]	<b>Tput</b> [Gbit/s]	<b>TpA</b> [kbit/s·GE]
SHA-2	512	ETHZ	<b>24.30</b> (29%)	552.79	4.224	173.826
		GMU	25.14 (35%)	685.40	5.399	214.751
BLAKE	512	ETHZ	39.96 (26%)	377.93	3.395	84.947
		GMU	43.02 (34%)	405.84	7.165	166.541
Grøstl	512	ETHZ	69.39 (17%)	445.63	2.817	40.593
		GMU	160.28 (9%)	563.70	13.743	85.747
JΗ	512	ETHZ	46.79 (27%)	532.48	6.491	138.725
-		GMU	54.35 (31%)	704.72	8.391	154.387
Keccak	1088	ETHZ	46.31 (25%)	700.28	31.746	685.482
		GMU	80.65 (19%)	701.75	31.813	394.456
Skein	512	ETHZ	71.87 (19%)	588.24	3.274	45.548
		GMU	71.90 (22%)	323.21	8.710	121.036

Microelectronics Design Center

## Post Layout Results: Power @2.488 Gb/s, Typical

Algorithm	Block Size [bits]	Imp.	Latency [cycles]	Clk Freq. [MHz]	Power [mW]	Energy/bit [pJ/bit]
SHA-2	512	ETHZ	67	324	11.86	4.76
		GMU	65	316	9.16	3.68
BLAKE	512	ETHZ	57	276	34.80	13.99
	012	GMU	29	140	16.47	6.62
Grøstl	512	ETHZ	81	392	50.50	20.30
Cipoti		GMU	21	102	46.01	18.49
JH	512	ETHZ	42	204	16.54	6.67
		GMU	43	209	17.80	7.15
Keccak	1088	ETHZ	24	54	8.16	3.28
		GMU	24	54	9.98	4.01
Skein	512	ETHZ	92	446	50.00	20.10
		GMU	19	92	26.19	10.53

Microelectronics Design Center

## Measurement Results: Power @2.488 Gb/s - 1.2V

Algorithm	Block Size [bits]	Imp.	Latency [cycles]	Clk Freq. [MHz]	Power [mW]	Energy/bit [pJ/bit]
SHA-2	512	ETHZ	67	324	12.57	5.05
		GMU	65	316	9.90	3.98
BLAKE	512	ETHZ	57	276	51.42	20.67
	012	GMU	29	140	25.27	10.16
Grøstl	512	ETHZ	81	392	68.12	27.38
Cipoti		GMU	21	102	57.59	23.15
HL	512	ETHZ	42	204	24.51	9.85
		GMU	43	209	27.89	11.20
Keccak	1088	ETHZ	24	54	12.38	4.98
		GMU	24	54	15.62	6.28
Skein	512	ETHZ	92	446	70.71	28.42
		GMU	19	92	39.86	16.02

Microelectronics Design Center

