U.S. flag   An unofficial archive of your favorite United States government website
Dot gov

Official websites do not use .rip
We are an unofficial archive, replace .rip by .gov in the URL to access the official website. Access our document index here.

Https

We are building a provable archive!
A lock (Dot gov) or https:// don't prove our archive is authentic, only that you securely accessed it. Note that we are working to fix that :)

Presentation

Low-Latency Crypto: An Emerging Paradigm of Lightweight Cryptography

May 9, 2022

Presenters

Santosh Ghosh - Intel Labs

Description

Recently, a memory safety mechanism called Cryptographic Capability Computing (C3) [LRD+21] has been proposed. C3 aims to provide a generic low-overhead solution against long-lasting memory safety problems. In particular, it hardens compute systems against attackers that exploit software bugs and vulnerabilities like buffer overflows, use-after-free etc. C3 provides memory safety by encrypting each pointer and associated data object. It keeps each object encrypted throughout the memory hierarchy, from L1 to L3 to DRAM. The objects are decrypted only at the time of execution. More specifically, the ld pipeline in-between data-cache (L1) and execution-unit computes both pointer-decryption and data-decryption. C3 has demonstrated significantly enhanced memory protection with less than 1% performance overhead. To achieve this, C3 heavily relies on ultra low-latency cryptographic primitives.

In this talk, we present a brief-overview of C3 as an emerging application and focus on investigating low-latency aspects of existing cryptographic primitives. We revisit existing NIST-standards, AES and SHA3, and show the critical-path and corresponding latency in an advanced technology node [ea17]. Then we analyze the underlying primitives of NIST LWC finalists and their expected critical-paths. Further, we  analyze a few lightweight primitives outside the NIST LWC finalists and present a latency comparison. Our results show that the underlying primitives of some NIST LWC finalists provide 3x lower latency with 2.5x lower total die-area.

Presented at

LWC Workshop 2022

Event Details

Location

    
                            

Related Topics

Security and Privacy: cryptography

Created May 05, 2022, Updated May 10, 2022