U.S. flag   An unofficial archive of your favorite United States government website
Dot gov

Official websites do not use .rip
We are an unofficial archive, replace .rip by .gov in the URL to access the official website. Access our document index here.

Https

We are building a provable archive!
A lock (Dot gov) or https:// don't prove our archive is authentic, only that you securely accessed it. Note that we are working to fix that :)

Projects Cryptographic Algorithm Validation Program

Cryptographic Algorithm Validation Program CAVP

Implementation Name
Junos OS 18.1R1 OpenSSL
Description
The SRX4600 is a high-performance, next-generation firewall supporting cloud-enabled enterprise data center, campus or service provider networks. It offers high-scale security services while providing scalability, ease of management, secure connectivity, and advanced threat mitigation capabilities.
Version
Junos OS 18.1R1 (Firmware)
Type
SOFTWARE
Vendor
Juniper Networks, Inc.
1133 Innovation Way
Sunnyvale, CA 94089
USA
Contacts
Bill Shelton
bshelton@juniper.net
408-745-2000
Fax: 408-745-2001
Vann (Vanna) Nguyen
vann@juniper.net
408-745-2000
Fax: 408-745-2001

ECDSA 1455

   First Validated: 5/25/2018
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5 ECDSA KeyGen (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5 ECDSA SigGen (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5 ECDSA SigVer (FIPS186-4) Expand

RSA 2928

   First Validated: 5/25/2018
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5 RSA KeyGen (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5 RSA SigGen (FIPS186-2) Expand
Intel(R) Xeon(R) CPU E5 RSA SigGen (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5 RSA SigVer (FIPS186-4) Expand

SHS 4374

   First Validated: 5/25/2018
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5 SHA-1 Expand
Intel(R) Xeon(R) CPU E5 SHA2-224 Expand
Intel(R) Xeon(R) CPU E5 SHA2-256 Expand
Intel(R) Xeon(R) CPU E5 SHA2-384 Expand
Intel(R) Xeon(R) CPU E5 SHA2-512 Expand

AES 5454

   First Validated: 5/25/2018
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5 AES-CBC Expand
Intel(R) Xeon(R) CPU E5 AES-CTR Expand
Intel(R) Xeon(R) CPU E5 AES-ECB Expand

DRBG 2138

   First Validated: 5/25/2018
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5 HMAC DRBG Expand

TDES 2742

   First Validated: 5/25/2018
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5 TDES-CBC Expand

HMAC 3612

   First Validated: 5/25/2018
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5 HMAC-SHA-1 Expand
Intel(R) Xeon(R) CPU E5 HMAC-SHA2-224 Expand
Intel(R) Xeon(R) CPU E5 HMAC-SHA2-256 Expand
Intel(R) Xeon(R) CPU E5 HMAC-SHA2-512 Expand

Created October 05, 2016, Updated March 07, 2023