You are viewing this page in an unauthorized frame window.
This is a potential security issue, you are being redirected to https://csrc.nist.rip.
An unofficial archive of your favorite United States government website
Official websites do not use .rip
We are an unofficial archive, replace .rip by .gov in the URL to access the official website. Access our document index here.
We are building a provable archive!
A lock () or https:// don't prove our archive is authentic, only that you securely accessed it. Note that we are working to fix that :)
NITROX III chips implement SHA1/SHA2, 3DES/AES256 CBC, ModMul/ModEx/RSA, GCM and CTR modes, and SP800-90A DRBG. Perf: 5 to 30 Gbps encrypt/hash; 35K to 200K RSA 1024b ops/sec; 6K to 35K RSA 2048b ops/sec. NITROX III microcode also implements protocol-specific acceleration for IPSec and SSL.
Version
Nitrox III Series Die, v1.1
Type
HARDWARE
Vendor
Cavium, Inc. 2315 N. First Street San Jose, CA 95131 USA
Contacts
Mike Scruggs mike.scruggs@cavium.com
(408) 943-7100
Fax: (408) 577-1992
TA (TAR) Ramanujam tar@cavium.com
(408) 943-7383
Fax: (408) 577-1992
Created October 05, 2016, Updated February 24, 2022