U.S. flag   An unofficial archive of your favorite United States government website
Dot gov

Official websites do not use .rip
We are an unofficial archive, replace .rip by .gov in the URL to access the official website. Access our document index here.

Https

We are building a provable archive!
A lock (Dot gov) or https:// don't prove our archive is authentic, only that you securely accessed it. Note that we are working to fix that :)

Projects Cryptographic Algorithm Validation Program

Cryptographic Algorithm Validation Program CAVP

Implementation Name
BigIP i5820 TMM Implementation
Description
F5® BIG-IP® Application Delivery Controller and Firewall software running on F5 BIG-IP.
Version
13.1.0 (Firmware)
Type
SOFTWARE
Vendor
F5 Networks
401 Elliott Avenue West
Seattle, WA 98119
USA
Contacts
Maryrita Steinhour
m.steinhour@f5.com
206-272-7351
John Hughes
j.hughes@f5.com
206-272-6038

ECDSA 1230

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 ECDSA KeyGen (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5-1630 ECDSA KeyVer (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5-1630 ECDSA SigGen (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5-1630 ECDSA SigVer (FIPS186-4) Expand

AES 4833

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 AES-CBC Expand
Intel(R) Xeon(R) CPU E5-1630 AES-GCM Expand
Intel(R) Xeon(R) CPU E5-1630 AES-GMAC Expand

Component 1466

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 KDF TLS Expand

Component 1465

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 KAS-ECC CDH-Component Expand

SHS 3975

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 SHA-1 Expand
Intel(R) Xeon(R) CPU E5-1630 SHA2-256 Expand
Intel(R) Xeon(R) CPU E5-1630 SHA2-384 Expand

RSA 2652

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 RSA SigGen (FIPS186-4) Expand
Intel(R) Xeon(R) CPU E5-1630 RSA SigVer (FIPS186-4) Expand

HMAC 3234

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 HMAC-SHA-1 Expand
Intel(R) Xeon(R) CPU E5-1630 HMAC-SHA2-256 Expand
Intel(R) Xeon(R) CPU E5-1630 HMAC-SHA2-384 Expand

DRBG 1692

   First Validated: 11/3/2017
Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU E5-1630 Counter DRBG Expand

Created October 05, 2016, Updated March 07, 2023