You are viewing this page in an unauthorized frame window.
This is a potential security issue, you are being redirected to https://csrc.nist.rip.
An unofficial archive of your favorite United States government website
Official websites do not use .rip
We are an unofficial archive, replace .rip by .gov in the URL to access the official website. Access our document index here.
We are building a provable archive!
A lock () or https:// don't prove our archive is authentic, only that you securely accessed it. Note that we are working to fix that :)
The MX MUX/DEMUX FPGA code with Encryption implements the AES algorithm for Ethernet traffic encryption and decryption inside the Microwave Networks Inc cryptographic module (channel unit) in the MX configuration.
Version
FPGA Code Part Number: 4600163-01, Rev. 1.A; FPGA IC Part Number: 2320284-01, Rev. RB