Computer Security Resource Center

Computer Security Resource Center

This is an archive
(replace .gov by .rip)
    Projects Cryptographic Algorithm Validation Program

Cryptographic Algorithm Validation Program CAVP

Implementation Name
Fortress Cryptographic Implementation - FPGA
Description
The Fortress Cryptographic Implementation suite (AES, SHA, HMAC and RNG) all work in unison to provide security to your wireless and wired network.
Version
2.0 (Firmware)
Type
SOFTWARE
Vendor
Fortress Technologies, Inc.
1 Technology Park Drive
Westford, MA 01886
USA
Contacts
Certification Director
certteam@fortresstech.com
978-923-6400
Fax: 978-923-6498

AES 1520 Expand All First Validated: 12/6/2010

Operating Environment Algorithm Capabilities
Xilinx Spartan FPGA AES-CBC Expand
Xilinx Spartan FPGA AES-CCM Expand
Xilinx Spartan FPGA AES-GCM Expand

HMAC 890 Expand All First Validated: 12/6/2010

Operating Environment Algorithm Capabilities
Xilinx Spartan FPGA HMAC-SHA-1 Expand
Xilinx Spartan FPGA HMAC-SHA2-384 Expand

SHS 1358 Expand All First Validated: 12/6/2010

Operating Environment Algorithm Capabilities
Xilinx Spartan FPGA SHA-1 Expand
Xilinx Spartan FPGA SHA-384 Expand

RNG 822 Expand All First Validated: 12/6/2010

Operating Environment Algorithm Capabilities
Xilinx Spartan FPGA RNG ANSI X9.31: Expand

Created October 05, 2016, Updated November 24, 2020