This is an archive
(replace .gov by .rip)

Cryptographic Algorithm Validation Program CAVP

Implementation Name
Description
F5® BIG-IP® Application Delivery Controller and Firewall firmware running on F5 BIG-IP.
Version
13.1.0 (Firmware)
Type
SOFTWARE
Vendor
F5 Networks
401 Elliott Avenue West
Seattle, WA 98119
USA
Contacts
Maryrita Steinhour
m.steinhour@f5.com
206-272-7351
John Hughes
j.hughes@f5.com
206-272-6038

Component 1470 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU KDF TLS Expand

HMAC 3235 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU HMAC-SHA-1 Expand
Intel(R) Xeon(R) CPU HMAC-SHA2-256 Expand
Intel(R) Xeon(R) CPU HMAC-SHA2-384 Expand

AES 4834 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU AES-CBC Expand
Intel(R) Xeon(R) CPU AES-GCM Expand
Intel(R) Xeon(R) CPU AES-GMAC Expand

ECDSA 1231 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU ECDSA KeyGen (186-4) Expand
Intel(R) Xeon(R) CPU ECDSA KeyVer (186-4) Expand
Intel(R) Xeon(R) CPU ECDSA SigGen (186-4) Expand
Intel(R) Xeon(R) CPU ECDSA SigVer (186-4) Expand

Component 1469 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU KAS-ECC CDH-Component Expand
Intel(R) Xeon(R) CPU KAS-ECC Component Expand

RSA 2654 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU RSA SigGen (186-4) Expand
Intel(R) Xeon(R) CPU RSA SigVer (186-4) Expand

DRBG 1693 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU Counter DRBG Expand

SHS 3976 Expand All First Validated: 11/3/2017

Operating Environment Algorithm Capabilities
Intel(R) Xeon(R) CPU SHA-1 Expand
Intel(R) Xeon(R) CPU SHA-256 Expand
Intel(R) Xeon(R) CPU SHA-384 Expand

Created October 05, 2016, Updated November 24, 2020