This is an archive
(replace .gov by .rip)

Cryptographic Algorithm Validation Program CAVP

Implementation Name
Description
The EOS MACSec Hybrid Module is a comprehensive algorithms module used to perform secure encryption, hashing, and random number operations. As a special note, no PAI/PAA functions of the processors are used in the implementation of the software crypto module.
Version
1.0 (Firmware)
Type
SOFTWARE
Vendor
Arista Networks Inc.
5453 Great America Pkwy
Santa Clara, CA 95054
USA
Contacts
Richard Whitney
rw@arista.com
703-627-6092
Fax: 408-538-8920
Ethan Rahn
erahn@arista.com
408-547-5825

HMAC 3636 Expand All First Validated: 6/15/2018

Operating Environment Algorithm Capabilities
AMD GE Series HMAC-SHA-1 Expand
AMD GX Series HMAC-SHA-1 Expand
Intel Pentium B9 HMAC-SHA-1 Expand
Intel Xeon D-1500 HMAC-SHA-1 Expand
Intel Xeon E3 HMAC-SHA-1 Expand
AMD GE Series HMAC-SHA2-224 Expand
AMD GX Series HMAC-SHA2-224 Expand
Intel Pentium B9 HMAC-SHA2-224 Expand
Intel Xeon D-1500 HMAC-SHA2-224 Expand
Intel Xeon E3 HMAC-SHA2-224 Expand
AMD GE Series HMAC-SHA2-256 Expand
AMD GX Series HMAC-SHA2-256 Expand
Intel Pentium B9 HMAC-SHA2-256 Expand
Intel Xeon D-1500 HMAC-SHA2-256 Expand
Intel Xeon E3 HMAC-SHA2-256 Expand
AMD GE Series HMAC-SHA2-384 Expand
AMD GX Series HMAC-SHA2-384 Expand
Intel Pentium B9 HMAC-SHA2-384 Expand
Intel Xeon D-1500 HMAC-SHA2-384 Expand
Intel Xeon E3 HMAC-SHA2-384 Expand
AMD GE Series HMAC-SHA2-512 Expand
AMD GX Series HMAC-SHA2-512 Expand
Intel Pentium B9 HMAC-SHA2-512 Expand
Intel Xeon D-1500 HMAC-SHA2-512 Expand
Intel Xeon E3 HMAC-SHA2-512 Expand

Created October 05, 2016, Updated November 24, 2020