This is an archive
(replace .gov by .rip)

Cryptographic Algorithm Validation Program CAVP

Implementation Name
Description
The Cavium OCTEON family of Multi-Core MIPS64 processors has 1 to 48 cores per chip. They integrate next-generation networking I/Os with advanced security, storage, and application hardware acceleration, offering unprecedented throughput and programmability for Layer 2 through Layer 7 processing of intelligent networks.
Version
CN7010, CN7020, CN7120, CN7125, CN7130, CN7230, CN7240, CN7340, CN7350, CN7360, CN7760, CN7770, CN7870, CN7880, CN7890; -AAP, -C
Type
HARDWARE
Vendor
Marvell Semiconductor, Inc.
5488 Marvell Lane
Santa Clara, CA 95054
USA
Contacts
Maen Suleiman
maen@marvell.com
408-222-3721

SHS 2737 Expand All First Validated: 3/27/2015

Operating Environment Algorithm Capabilities
Octeon III Family Crypto Engine SHA-1 Expand
Octeon III Family Crypto Engine SHA-224 Expand
Octeon III Family Crypto Engine SHA-256 Expand
Octeon III Family Crypto Engine SHA-384 Expand
Octeon III Family Crypto Engine SHA-512 Expand

Created October 05, 2016, Updated November 24, 2020